ECE 3130 Digital Electronics and Design

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

ECE 3130 – Digital Electronics and Design
ADDER, HALF ADDER & FULL ADDER
Binary Addition. Binary Addition (1) Binary Addition (2)
ECE 301 – Digital Electronics
4-bit adder, multiplexer, timing diagrams, propagation delays
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Multiplexers DeMultiplexers XOR gates
ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.
Binary Addition CSC 103 September 17, 2007.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
ECE 3130 – Digital Electronics and Design
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Quiz What are the results of the following 4-bit bitwise logical operations? NOT OR NOR AND
Fall 2004EE 3563 Digital Systems Design EE3563 Multiplexers  A multiplexer is a digital switch  Allows a device to select a single line from many  Some.
ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit
Digital Electronics and Computer Interfacing
ASIC 121: Practical VHDL Digital Design for FPGAs Tutorial 1 September 27, 2006.
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Use CMOS Transistors to bit a 4-bit Adder. NAND2 symbol Schematic.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
Digital Logic. 2 Abstractions in CS (gates) Basic Gate: Inverter IO IO GNDI O Vcc Resister (limits conductivity) Truth Table.
Logic Design CS 270: Mathematical Foundations of Computer Science Jeremy Johnson.
Universal college of engineering & technology. .By Harsh Patel)
1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Chapter 3 Digital Logic Structures
Appendix B: Digital Logic
Gates AND, OR, NOT NAND, NOR Combinational logic No memory A set of inputs uniquely and unambiguously specifies.
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
1 Ethics of Computing MONT 113G, Spring 2012 Session 4 Binary Addition.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Multiplexer.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab2 Adders & Multiplexers.
Combinational Circuits
ECE 3130 Digital Electronics and Design
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
ECE 3130 Digital Electronics and Design
Combinational Circuits
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
NAND Gate Truth table To implement the design,
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
How Boolean logic is implemented
HALF ADDER FULL ADDER Half Subtractor.
JC Technology Logic Gates.
Boolean Algebra.
Week 7: Gates and Circuits: PART II
Digital Logic.
Number Systems and Circuits for Addition
CSE 140L Discussion 3 CK Cheng and Thomas Weng
ECE 3130 – Digital Electronics and Design
KS4 Electricity – Electronic systems
Digital Logic.
DIGITAL ELECTRONICS B.SC FY
Combinational Circuits
Electronics for Physicists
XOR Function Logic Symbol  Description  Truth Table 
ECE 3130 Digital Electronics and Design
Department of Electronics
Arithmetic Circuits.
Presentation transcript:

ECE 3130 Digital Electronics and Design Lab 3 Part B Half Adder and 2:1 MUX Fall 2017

Tips Always save your user-made components! Always use a user-made component when possible To move component, Alt + drag To rotate, click R

Objectives Learn how adders and multiplexers work Build and simulate a half adder XOR AND Build and simulate a 2-to-1 multiplexer Inverter NAND

What are adders? Digital circuits that perform addition of numbers Half adder Adds two 1-bit binary numbers Full adder(next lab) Adds three 1-bit binary numbers

Half Adder Truth table Implementation A B Sum Carry_out 1 XOR Gate 1 XOR Gate AND Gate

Half Adder - Schematic NAND + Inverter = AND Gate

Half Adder - Symbol

Half Adder – Test circuit

Half Adder - Waveforms

What is a multiplexer (MUX)? A device with multiple inputs and one output Also known as a data selector or controlled switch

How does it work? A MUX has n select lines, 2n inputs and 1 output The select line chooses which input to pass to the output 2-to-1 MUX Truth table S A B Z 1

2:1 MUX Gate Implementation

MUX 2:1 – Schematic

MUX 2:1 – Symbol

MUX 2:1 – Test circuit Keep D1 pulse width twice than D0, Sel pulse width twice than D1

MUX 2:1 - Waveform