CCR Autunno 2008 Gruppo Server

Slides:



Advertisements
Similar presentations
Hepmark Valutazione della potenza dei nodi di calcolo nella HEP Michele Michelotto Padova Ferrara Bologna.
Advertisements

Hepmark project Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it.
INTEL COREI3 INTEL COREI5 INTEL COREI7 Maryam Zeb Roll#52 GFCW Peshawar.
CS2214 Recitation Presented By Veejay Sani. Benchmarking SPEC CPU2000 Integer Benchmark Floating Point Benchmark We will only deal with Integer Benchmark.
A comparison of HEP code with SPEC benchmark on multicore worker nodes HEPiX Benchmarking Group Michele Michelotto at pd.infn.it.
Performance benchmark of LHCb code on state-of-the-art x86 architectures Daniel Hugo Campora Perez, Niko Neufled, Rainer Schwemmer CHEP Okinawa.
HS06 on the last generation of CPU for HEP server farm Michele Michelotto 1.
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
Processors Menu  INTEL Core™ i Processor INTEL Core™ i Processor  INTEL Core i Processor INTEL Core i Processor  AMD A K.
Test results Test definition (1) Istituto Nazionale di Fisica Nucleare, Sezione di Roma; (2) Istituto Nazionale di Fisica Nucleare, Sezione di Bologna.
Transition to a new CPU benchmark on behalf of the “GDB benchmarking WG”: HEPIX: Manfred Alef, Helge Meinhard, Michelle Michelotto Experiments: Peter Hristov,
Venkatram Ramanathan 1. Motivation Evolution of Multi-Core Machines and the challenges Background: MapReduce and FREERIDE Co-clustering on FREERIDE Experimental.
A performance analysis of multicore computer architectures Michel Schelske.
Ioana Burcea Initial Observations of the Simultaneous Multithreading Pentium 4 Processor Nathan Tuck and Dean M. Tullsen.
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
Computer Performance Computer Engineering Department.
3. April 2006Bernd Panzer-Steindel, CERN/IT1 HEPIX 2006 CPU technology session some ‘random walk’
History of Microprocessor MPIntroductionData BusAddress Bus
PDSF at NERSC Site Report HEPiX April 2010 Jay Srinivasan (w/contributions from I. Sakrejda, C. Whitney, and B. Draney) (Presented by Sandy.
HS06 on new CPU, KVM virtual machines and commercial cloud Michele Michelotto 1.
Fast Benchmark Michele Michelotto – INFN Padova Manfred Alef – GridKa Karlsruhe 1.
Structure Layout Optimizations in the Open64 Compiler: Design, Implementation and Measurements Gautam Chakrabarti and Fred Chow PathScale, LLC.
Benchmarking status Status of Benchmarking Helge Meinhard, CERN-IT WLCG Management Board 14-Jul Helge Meinhard (at) CERN.ch.
CERN IT Department CH-1211 Genève 23 Switzerland t IHEPCCC/HEPiX benchmarking WG Helge Meinhard / CERN-IT LCG Management Board 11 December.
Benchmarking Benchmarking in WLCG Helge Meinhard, CERN-IT HEPiX Fall 2015 at BNL 16-Oct Helge Meinhard (at) CERN.ch.
HS06 on last generation of HEP worker nodes Berkeley, Hepix Fall ‘09 INFN - Padova michele.michelotto at pd.infn.it.
Processors with Hyper-Threading and AliRoot performance Jiří Chudoba FZÚ, Prague.
HS06 performance per watt and transition to SL6 Michele Michelotto – INFN Padova 1.
HEPMARK2 Consiglio di Sezione 9 Luglio 2012 Michele Michelotto - Padova.
From Westmere to Magny-cours: Hep-Spec06 Cornell U. - Hepix Fall‘10 INFN - Padova michele.michelotto at pd.infn.it.
Lab Activities 1, 2. Some of the Lab Server Specifications CPU: 2 Quad(4) Core Intel Xeon 5400 processors CPU Speed: 2.5 GHz Cache : Each 2 cores share.
Programming Multi-Core Processors based Embedded Systems A Hands-On Experience on Cavium Octeon based Platforms Lab Exercises: Lab 1 (Performance measurement)
Processor Performance & Parallelism Yashwant Malaiya Colorado State University With some PH stuff.
New CPU, new arch, KVM and commercial cloud Michele Michelotto 1.
The last generation of CPU processor for server farm. New challenges Michele Michelotto 1.
PASTA 2010 CPU, Disk in 2010 and beyond m. michelotto.
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
CERN IT Department CH-1211 Genève 23 Switzerland t IHEPCCC/HEPiX benchmarking WG Helge Meinhard / CERN-IT Grid Deployment Board 09 January.
SI2K and beyond Michele Michelotto – INFN Padova CCR – Frascati 2007, May 30th.
ANL T3g infrastructure S.Chekanov (HEP Division, ANL) ANL ASC Jamboree September 2009.
Computer Architecture & Operations I
Pentium 4 Deeply pipelined processor supporting multiple issue with speculation and multi-threading 2004 version: 31 clock cycles from fetch to retire,
Benchmarking of CPU models for HEP application
Measuring Performance II and Logic Design
Brief introduction about “Grid at LNS”
WLCG IPv6 deployment strategy
Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it
CSCI206 - Computer Organization & Programming
Gruppo Server CCR michele.michelotto at pd.infn.it
INFN - Padova michele.michelotto at pd.infn.it
Computer Architecture & Operations I
CS161 – Design and Architecture of Computer Systems
LCG Service Challenge: Planning and Milestones
How to benchmark an HEP worker node
CS 286 Computer Architecture & Organization
Lattice QCD Computing Project Review
Low Power processors in HEP
CIT 668: System Architecture
Gruppo Server CCR michele.michelotto at pd.infn.it
How INFN is moving out of SI2K has a benchmark for Worker Nodes
Passive benchmarking of ATLAS Tier-0 CPUs
What happens inside a CPU?
Transition to a new CPU benchmark
Procurements at CERN: Status and Plans
CERN Benchmarking Cluster
INFN - Padova michele.michelotto at pd.infn.it
CSCI206 - Computer Organization & Programming
Benchmarks Programs specifically chosen to measure performance
CS161 – Design and Architecture of Computer Systems
Presentation transcript:

CCR Autunno 2008 Gruppo Server Michele Michelotto at pd.infn.it

michele michelotto - INFN Padova Quanti SPECINT SI2K the nickname for SPEC CPU Int 2000 benchmark Came after Spec89, Spec Int 92 and Spec Int 95 SI2K CERN Measured with gcc compiler and “-O2 –fPIC –pthread” optimization Multiparallel to express machine rate SI2K LCG SI2K CERN + 50% Used to express computing power as seen by WLCG CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova Quanti SPECINT SI2006 SPEC pubblishes result only for post 2006 processor SI2006 rate SPEC pubblished results running on all cores SI2006 CERN SI2006 measured with “gcc –O2 –fPIC –pthread”, multi-parallel CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova SPEC rate vs parallel CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova FZK Measurement In 2001 SPEC with gcc was 80% of the average pubblished data In 2006 the gap was much wider 80% CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova Nominal SI vs real SI FZK uses for tender SI2K with FZK tuning (gcc-high) and add 25% to “normalize” to year 2001 CERN and FZK Proposal to WLCG: use SI2K with CERN tuning (gcc-low) and add 50% to normalize Run n copies in parallel Where n is the number of cores in the worker node To take in account the drop in performance of a multicore machine when fully loaded. CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova WLCG SI2K How-to Run SI2000 with gcc3, 32bit, with CERN flags gcc –O2 –fPIC –pthread –m32 Run N copies of this SI2000 in parallel as the N number of cores Sum all the results Add 50% This is the SI2K of one machine Sum over all the machines of your farm CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova Exercise Compute the WLCG official rating of a farm with 224 Dell Blade M1000e 2x5420 Number of cores/server: 8 SI2K gcc-low: 10218 Total SI2K: 2289 kSI2k + 50%: Total WLCG SI2K: 3433 kSI2k CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova Performances CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova Price / Perfomances Bold: 2008 NB: kSI2K LCG  Euro/(kSI2k+50%) CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova Best buy Intel processor give best performance at intermediate clock AMD processor give best performances at lower clock Compare with recent Tier2 tender CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova New processor Xeon 7400. Last version of Penryn for MP market The 5400 core in the 7300 market First six core from Intel Nehalem DP “Gainestown” Q4 2008 40% faster in Int, 70% faster in FP, quad core, two thread per core (8 logical cpu), integrated DDR3 5502: 1.86GHz, 4MB(L3), 60W,188$  5570: 2.96GHz, 8MB(L3), 95W, 1386$ Opteron DP “Shangai” Feb 09 Double L3 caches (6MB) of Barcelona, still DDR2 2372 HE: 2.1GHz, 55W  2386 SE, 2.8GHz, 105W CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova HEPIX group A group with people from the major lab (CERN, FZK, DESY, RAL, INFN, JLAB, TRIUMF) after IHEPCCC request And people designated from experiments (CMS, ATLAS, ALICE, LHCB) Several machine (lxbench cluster) at CERN Harpertown and Barcelona INFN PD Harpertown in Desy CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova Results SI2K CERN, SI2006 CERN but also SFP 2006 CERN in good agreements with experiments results Before July: Internal Agreement to use SI2006 CERN After July: push to use CPU 2006 CPP in order to have more FP benchmark About 10% FP like observed with Perfmon on lxbatch at CERN CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova SPEC CPP 471.omnetpp 473.astar 483.xalancbmk 444.amd 447.dealII 450.soplex 453.povray We finally take aritmetic mean of the geometric mean of integer part and geomtric mean of FP part. It’s wrong! We should take the geometric mean of the 7 tests, but difference is small if int and fp performances are very similar Integer tests Floating Point tests CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova How to compute CPP CCR Oct-08 LNF michele michelotto - INFN Padova

michele michelotto - INFN Padova What’s next? Make a table of performance of currents processor with the new benchmark Understand Nehalem wrt multithread John Gordon group (or Gonzalo Merino?) inside WLCG CCR Oct-08 LNF michele michelotto - INFN Padova