Ivan Perić University of Heidelberg Germany

Slides:

Advertisements

Similar presentations

Kailua-Kona, Marcel Trimpl, Bonn University Readout Concept for Future Pixel Detectors based on Current Mode Signal Processing Marcel Trimpl.

Advertisements

Interfacing to the Analog World

Analog-to-Digital Converter (ADC) And

Readout Electronics Alexander Karakash & Natalia Kondrat’eva MEPHI for DESY.

SIGNAL PROCESSING WITH ANALOG CIRCUIT Chun Lo. Analog circuit design  Main disadvantage: low precision  Due to mismatch in analog circuit components.

10/23/2003ME DAC Lecture1 DAC Sunij Chacko Pierre Emmanuel Deliou Thomas Holst Used with modification.

NONIDEAL OP AMP CIRCUITS. Objective of Lecture Describe the impact of real operational amplifiers on the models used in simulation and on the design approaches.

18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.

Interfacing with the Analog World Wen-Hung Liao, Ph.D.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

9/11/2007JC Wang1 Track Resolution Scale, assume equal  meas for different planes. HP3 HP4 All 6 measurements. Without leftmost one. Without rightmost.

ARA Testbed Efficiency (Rough Cut) November 29 th Ben Rotter.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

1 Digital to Analog Converter Nov. 1, 2005 Fabian Goericke, Keunhan Park, Geoffrey Williams.

SPiDeR  First beam test results of the FORTIS sensor FORTIS 4T MAPS Deep PWell Testbeam results CHERWELL Summary J.J. Velthuis.

Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.

Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.

Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.

2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.

Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.

Logic Signals and Gates. Binary Code Digital logic hides the pitfalls of the analog world by mapping the infinite set of real values for a physical quantity.

Op Amp Nonidealities (1) Section 8.4. Topics DC Offset Input Bias Current Speed Limitations Slew Rate Finite Input and Output Impedance.

McGill Increasing the Time Dynamic Range of Pulse Measurement Techniques in Digital CMOS Applications of Pulse Measurement: Duty-Cycle Measurement Pulsed.

ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Module #7 Assessment Quiz.

LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.

Prague, Marcel Trimpl, Bonn University DEPFET-Readout Concept for TESLA based on Current Mode Signal Processing Markus Schumacher on behalf.

Digital to Analog Converter (DAC)

COMMUNICATION SYSTEM EEEB453 Chapter 5 (Part III) DIGITAL TRANSMISSION Intan Shafinaz Mustafa Dept of Electrical Engineering Universiti Tenaga Nasional.

SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,

SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.

1 EMCM Measurements Florian Lütticke, Martin Ritter, Felix Müller.

STATUS OF TESTING CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Steve Thomas LCFI meeting 20 th June 2008.

Simulation of a DEPFET Pixel Detector IMPRS Young Scientist Workshop July, 26 – 30, 2010 Christian Koffmane 1,2 1 Max-Planck-Institut für Physik, München.

H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.

ASIC Review DCD. ASIC Review DCD is implemented in UMC 0.18 um CMOS technology 3.2mm x 5mm DCD-B uses bump bonding on the UMC technology.

1 Test of Electrical Multi-Chip Module for Belle II Pixel Detector DPG-Frühjahrstagung der Teilchenphysik, Wuppertal 2015, T43.1 Belle II Experiment DEPFET.

Tomasz Hemperek, STATUS OF DHPT 1.0 PXD/SVD Workshop 5 th February 2013.

1 First large DEPFET pixel modules for the Belle II Pixel Detector Felix Müller Max-Planck-Institut für Physik DPG-Frühjahrstagung der Teilchenphysik,

ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.

1 DCD Gain and Pedestal Spread

Data Handling Processor Status/Plans

MECH 373 Instrumentation and Measurements

Transient Waveform Recording Utilizing TARGET7 ASIC

Status of DHP prototypes

What is a DAC? A digital to analog converter (DAC) converts a digital signal to an analog voltage or current output DAC.

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

A General Purpose Charge Readout Chip for TPC Applications

Analog-Digital Conversion

Data Handling Processor v0.1 First Test Results

DCD – Measurements and Plans

Florian Lütticke, Carlos Marinas, Norbert Wermes

Jan Soldat, Heidelberg University for the DSSC ASIC design groups

Digital-to-Analog Analog-to-Digital

Analog Readout Chips – the Status

Readout electronics for aMini-matrix DEPFET detectors

Digital Error Correction

L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia

Design of Digital Filter Bank and General Purpose Digital Shaper

Introduction to data converters

Chapter 10 Figure 07.

Introduction to data converters

Simple ADC structures.

Simple ADC structures.

Lesson 8: Analog Signal Conversion

BESIII EMC electronics

Digital to Analog Converters (DAC)

Analogue Inputs and Processing

Chapter 7 Converters.

Presentation transcript:

Ivan Perić University of Heidelberg Germany DCDEMC Ivan Perić University of Heidelberg Germany

Future developments The present system is based on DCD and DHP DEPFET output signal consists to 80% of pedestal dispersion and 20% of particle signal To reduce amount of dispersion, offset DAC is used in DCD ADC signal has in best case equal amount of particle signal and dispersion DHP tasks: 1 Particle signal processing 2 Offset correction Offset DAC memory in DHP Digital offset correction in DHP MIP signal 50% Pedestal dispersion 50% Zero suppression Lossless data transfer Frame memory MIP signal 20% Pedestal dispersion 80% DHP 8 bit Memory 2 bit Memory

Future developments In the case of lower readout speed, double sampling in DCD can be used to reduce pedestal dispersion DHP tasks: Mainly particle signal processing MIP signal >95% Zero suppression Lossless data transfer Frame memory MIP signal 20% Pedestal dispersion 80% DHP 8 bit Memory Double sampling

Future developments For higher speed we can store offset correction bits on DCD and use a high resolution DAC The signal entering the amplifier consists mostly on particle signal Easy implementation of non linear amplifier is wide dynamic range is requires DHP tasks: Mainly particle signal processing DCD is reused for all applications DHP is redesigned for every particular application, depending on the needs MIP signal > 95% Zero suppression Lossless data transfer Frame memory MIP signal 20% Pedestal dispersion 80% DHP 8 bit Memory Memory 8 bit

Amplifier with non linear response For applications with signals in wide range, non linear amplifier is better High gain for weak signals, low gain for strong signals Important: such a circuit works only if the input is free from pedestal dispersion The most flexible solution: use a high resolution DAC for the pedestal correction 1.1V LP 8b DAC

Response to signals 10nA to 200uA …

Response to signals 10nA to 200uA …

Response to signal 1u, after the LP …

Noise summary Noise 0.34mV, response to 1uA is 30mV, noise corresponds to about 10nA

DS amplifier with non linear response Double sampling can be used as well to produce pedestal free signal for the non linear amplifier

DS amplifier with non linear response Double sampling can be used as well to produce pedestal free signal for the non linear amplifier After gate on Pedestal and signal

DS amplifier with non linear response Double sampling can be used as well to produce pedestal free signal for the non linear amplifier Sample taken Pedestal and signal

DS amplifier with non linear response Double sampling can be used as well to produce pedestal free signal for the non linear amplifier After clear Pedestal

DS amplifier with non linear response Double sampling can be used as well to produce pedestal free signal for the non linear amplifier After clear Pedestal Stored current flows in the amplifier

DS amplifier with non linear response Double sampling can be used as well to produce pedestal free signal for the non linear amplifier High gain for weak signal Pedestal

DS amplifier with non linear response Double sampling can be used as well to produce pedestal free signal for the non linear amplifier Lower gain for strong signal Pedestal