Charlotte K. Johnson, ASU/NASA Space Grant

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Eliminating organic contamination on oxidized Si surfaces using atomic oxygen Liz Strein, David Allred, R. Steven Turley, and the EUV/thin films group.
Electron Microscopy for Catalyst Characterization Dr. King Lun Yeung Department of Chemical Engineering Hong Kong University of Science and Technology.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
PDMS processing & devices. 2 nd master PDMS 1 st master PDMS control channel active channel PDMS 3 rd substrate.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Semiconductor manufacturing requires that wafers be exposed to a plasma for more than 1/3 of the manufacturing steps—including etching, deposition, ashing,
L.B. Begrambekov Plasma Physics Department, Moscow Engineering and Physics Institute, Moscow, Russia Peculiarities, Sources and Driving Forces of.
ERDA, for measurement of hydrogen in PV applications
Dilbert.
Techniques of Synthesizing Wafer-scale Graphene Zhaofu ZHANG
Metal-free-catalyst for the growth of Single Walled Carbon Nanotubes P. Ashburn, T. Uchino, C.H. de Groot School of Electronics and Computer Science D.C.
Silicon Wafer Cleaning for EUV Reflectance Measurements by Cold, High-Pressure CO 2 Jet William Evans Brigham Young University.
Laser etching of GaN Jonathan Winterstein Dr. Tim Sands, Advisor.
Alloy Thin Films by Multi-Target Sputtering Karla L. Perez MSE/REU Final Presentation Adv. Prof. King and Prof. Dayananda August 5, 2004.
10 October 2005 Determining Optical Constants for ThO 2 Thin Films Sputtered Under Different Bias Voltages from 1.2 to 6.5 eV by Spectroscopic Ellipsometry.
Carbon Nanotube Electronics
X-ray Photoelectron Spectroscopy —— Application in Phase-switching Device Study Xinyuan Wang A
REMOVING SURFACE CONTAMINATES FROM SILICON WAFERS Jed Johnson Brigham Young University.
1 Reunion SOS nanotube12 13 octobre 2011 H. Okuno, J. Dijon, E. De Vito, E. Quesnel CEA Grenoble Liten-DTNM SOS nanotubes octobre 2011.
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Electroless 0,3 µm Au coating on thick Ni, deposited on Si a b a – surface morphology and Auger profiling spectroscopy b – cross section morphology and.
Plasma Etch and the MATEC Plasma Etcher Simulation
Nanowires and Heterostructures Michael Christiansen Mentor: Dr. Jeff Drucker Statewide Space Grant Symposium 17 April 2010 Special thanks to: Jeff Drucker,
Cleaning of Hydrocarbon Buildup on Metallic-oxide Thin-Films Richard Sandberg Ross Robinson, Dr. David Allred, Dr. R. Steven Turley, Aaron Jackson, Shannon.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
by M. S. Dresselhaus, A. Jorio, A. G. Souza Filho, and R. Saito
Methods in Surface Physics Experimentation in Ultra-High Vacuum Environments Hasan Khan (University of Rochester), Dr. Meng-Fan Luo (National Central University)
Andrew Jacquier Brigham Young University
Photo-Induced Au versus Ag Deposition on Periodically Poled Lithium Niobate: Concentration Dependence Veronica Meeks Anna Zaniewski, Brandon Palafox, Robert.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
1 K. Overhage, Q. Tao, G. M. Jursich, C. G. Takoudis Advanced Materials Research Laboratory University of Illinois at Chicago.
Vacuum Fundamentals 1 atmosphere = 760 mm Hg = kPa 1 torr = 1 mm Hg vacuum range pressure range low 760 ~ 25 torr medium 25~ high ~ 10.
Summarize the structure and composition of the atmosphere.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Techniques for Synthesis of Nano-materials
Techniques of synthesizing mono-layer Molybdenum Sulfide (MoS 2 ) Wu Kam Lam.
POSTER TEMPLATE BY: Fabrication of Nanobiosensors Tom Fitzgerald, Nathan Howell, Brian Maloney Oregon State University, Department.
Novel Method of Surface Activation for Electroless Metal Plating Jon Englert 1, Amy Ng 2, and Anthony Muscat 3 1 Department of Chemistry and Biochemistry,
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
BY KRISHNAN.P Chemical Vapour Deposition (CVD) is a chemical process used to produce high purity, high performance solid materials. In a typical.
+ Analysis of Anomalous Film Growth when Yttrium Oxide Thin Films are Exposed to 7.2eV Light Alison Wells Dr. David D. Allred Devon Mortenson Kristal Chamberlain.
Two-Dimensional Patterning of Nanoparticle Thin Films from in situ Microreactors Jonathan Dwyer Arizona Space Grant Symposium April 18,
1. EXPERIMENTAL  We used n-type GaN epilayers on sapphire with carrier concentration of ~3 x cm -3.  Native oxide was removed in the NH 4 OH: H.
Kristal Chamberlain Wellesley College Class of 2012.
Radiation Damage Quick Study Edward Cazalas 3/27/13.
Atoms and Elements Elements and the Planet Earth.
Techniques of synthesizing wafer-scale graphene GE Xinyuan 26, Nov
The coating thermal noise R&D for the 3rd generation: a multitechnique investigation E. Cesarini 1,2), M.Prato 3), M. Lorenzini 2) 1)Università di Urbino.
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Innovative Micromegas manufacturing with Microfabrication techniques
Graphene A short summary
Investigation of dendritic structures forming during chemical vapour deposition growth of graphene Istanbul Technical University, Department of Physics,
Graphene for Use in Energy Storage Systems
Saurabh J. Ullal, Anna R. Godfrey, Eray S. Aydil
University of Leicester
The Role of Surface Modification on Nanoparticle Formation by Atomic Layer Deposition Stacey F. Bent, Department of Chemical Engineering, Stanford University.
X-Ray Photoelectron Spectroscopy of MgO on Graphene
Diamond Detectors for Uses in a Proton Therapy Beam
Gisselle Gonzalez1, Adam Hinckley2, Anthony Muscat2
REMOVING SURFACE CONTAMINATES FROM SILICON WAFERS
ALE APPLICATIONS In Corial 210IL.
Use of a commercial RF Plasma Cleaner in eliminating
Deposit latex particles onto silicon substrate
K. Takechi and M. A. Lieberman
Production of Short-lived Radionuclides in Asymmetric Supernovae
Progress of DLC Resistive Electrode
Presentation transcript:

The Effect of Substrate Choice on Graphene and Oxygen Plasma Interactions Charlotte K. Johnson, ASU/NASA Space Grant Christie J. Trimble, Anna M. Zaniewski, and Robert J. Nemanich Department of Physics, Arizona State University

Project Introduction Problem: Exposure to oxygen plasma damages graphene Could substrate selection mitigate some of the oxygen plasma etching of graphene?

PMMA transfer method Before hydrogen furnace treatment After hydrogen furnace treatment

Raman Spectrum- Quartz substrate

Raman Spectrum- PPLN substrate

Raman Spectrum- Silicon substrate

Raman Spectrum- Copper substrate

Next Steps Atomic Layer Deposition Chamber- plasma exposure Raman Spectroscopy Analysis To remove more of the remaining PMMA, the samples were cleaned in a small tube furnace in an atmosphere of 5% Hydrogen in Argon. This process sublimated much of the remaining PMMA particles off of the surface of the samples.

Thank you! Special thanks to the ASU/NASA Space Grant Program, Dr. Anna Zaniewski, Christie Trimble, and the NSL group at ASU

Questions?

Graphene monolayer ~1 nm in height atop silicon substrate