nanoFIP 5th WorldFIP Insourcing Meeting Progress Report

Slides:



Advertisements
Similar presentations
Chapter 2Test Specification Process. n Device Specification Sheet – Purpose n Design Specification – Determine functionality of design n Test List Generation.
Advertisements

, a rad-tol FPGA-based WorldFIP agent E. Gousiou, P.Alvarez, E.van der Bij, G.Penacoba, J. Serrano | CERN TWEPP 2011 nan FIP.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
ZigBee Calvin Choy David Kim Jason Chong Devin Galutira.
Computerized Train Control System by: Shawn Lord Christian Thompson.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Final presentation – part B Olga Liberman and Yoav Shvartz Advisor: Moshe Porian April 2013 S YMBOL G ENERATOR 2 semester project.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
The Layered Protocol Wrappers 1 Florian Braun, Henry Fu The Layered Protocol Wrappers: A Solution to Streamline Networking Functions to Process ATM Cells,
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
FIPDiag PSI Radiation test Presentation Radwg meeting August 2011 Julien Palluel BE/CO/FE 1 1.Devices Under test 2.Description of the test setup 3.Beam.
2003 Dominic Swayne1 Microsoft Disk Operating System and PC DOS CS-550-1: Operating Systems Fall 2003 Dominic Swayne.
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
NanoFIP Progress Report Eva. Gousiou BE/CO-HT & the nanoFIP team RadWG 23Nov11.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CHAPTER 5 Configuration, Reconfiguration and Security.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the FPX.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.
TWEPP Paris, 09 Radiation Tests on the complete system of the instrumentation electronics for the LHC Cryogenics at the CNGS test facility Evangelia Gousiou.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.
Mobile phone keypad sensed password entry for door opening.
DerivFIP – Radiation test
ATLAS Pre-Production ROD Status SCT Version
PROGRAMMABLE PERIPHERAL INTERFACE -8255
AUTOMATIC TEMPERATURE CONTROLLED FAN USING 8051
Basic Computer Organization and Design
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
JTAG feature nan FIP Stephen Page TE/EPC-CC
Microcontroller Enhancement Design Project
ULTRASONIC DISTANCE METER USING 8051
Production Firmware - status Components TOTFED - status
nan FIP The project April Eva. Gousiou BE/CO-HT
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Diagram of microprocessor interface with IO devices
Introduction to the processor and its pin configuration
6th WorldFIP Insourcing Meeting
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
DIGITAL CALCULATOR USING 8051
Computer Organization & Assembly Language Chapter 3
Test Slab Status CALICE ECAL test slab: what is it all about?
Evolution of S-LINK to PCI interfaces
8085 Microprocessor Architecture
FPGA Implementation of Multicore AES 128/192/256
I2C PROTOCOL SPECIFICATION
Introduction to Computers
8259 Chip The Intel 8259 is a family of Programmable Interrupt Controllers (PIC) designed and developed for use with the Intel 8085 and Intel 8086 microprocessors.
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Introduction to Microprocessors and Microcontrollers
Interfacing Memory Interfacing.
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
New Crate Controller Development
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
FPro Bus Protocol and MMIO Slot Specification
Parallel communication interface 8255
Speaker: Tian-Sheuan Chang July, 2004
Operating Systems Chapter 5: Input/Output Management
8085 Microprocessor Architecture
Today’s agenda Hardware architecture and runtime system
Five Key Computer Components
8051 Micro Controller.
"Computer Design" by Sunggu Lee
MICROFIP-Do we need further tests? 28th June 2011
ADSP 21065L.
Chapter 13: I/O Systems.
Presentation transcript:

nanoFIP 5th WorldFIP Insourcing Meeting Progress Report Eva. Gousiou BE/CO-HT & the nanoFIP team

Outline Review of the Project Organization Functionalities & Main specs updates nanoFIP & Simulation Test Bench nanoFIP & Test Board Next Steps

Outline Review of the Project Organization Functionalities & Main specs updates nanoFIP & Simulation Test Bench nanoFIP & Test Board Next Steps

Project Organization & Some History Concerns for the long-term availability of ALSTOM’s components; WorldFIP Taskforce set up. (2006) Taskforce conclusions: No technological alternative & in-sourcing of WorldFIP technology. (2007) ALSTOM-CERN contract with CERN purchasing ALSTOM’s design information. (2008) Project divided in different Work Packages: (2009) WP1: microFIP code preliminary interpretation (B. Todd & E. van der Bij) WP2: project management documentation for the in-sourcing (E. van der Bij) WP3: functional specifications for microFIP’s replacement (E. van der Bij) WP4: rewrite & extend microFIP VHDL code WP5: write new code (P. Alvarez & E. Gousiou) WP6: test bench creation (G. Penacoba) WP7: design of a board for functional and radiation tests (HLP) WP8: Radiation tests (CERN RadWG & E. Gousiou)

Outline Introduction – Project Organization Functionalities & Main specs updates nanoFIP & Simulation test bench nanoFIP & HLP test board Next Steps

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Produced Var Ready! Consumed Var. Ready! ConsumedBR Var. Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable.

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Produced Var Ready! Consumed Var. Ready! ConsumedBR Var. Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable. Features: Communication in 3 speeds: 31.25kb/s, 1Mb/s, 2.5Mb/s. Independent memories (124 bytes each) for consumed and produced data. nanoFIP status byte available to the User and the Master.

Main Specs Updates Stand-alone mode accepts broadcast variables. Added validation of the PDU_TYPE and Length bytes (on top of the FCS) at the reception of a consumed variable for the activation of the signals VAR1_RDY or VAR2_RDY. User informed of the nanoFIP status byte (4 pins added to the pinout) User consumed variable access error User produced variable access error Received PDU_TYPE byte or Length byte error Received FCS error Need for a Power On Reset before operation (1 pin added to the pinout). Explanations & clarifications.

nanoFIP & Radiation > Techniques Component Selection TID > 200 Gy 10 LHC years > Component Selection Actel ProASIC3, PQFP208 Flash-based & reconfigurable Proven performance in radiation environments (ALICE, nQPS, NASA). Techniques Triple Module Redundancy of all the flip-flops & memories of the design. Simplification. Various reset possibilities external reset pin reset broadcast variable reset output to external logic

nanoFIP vs. microFIP nanoFIP is: nanoFIP is not: Tailored to users’ needs. Providing bigger memories. Providing a rigorous approach towards radiation. nanoFIPs and microFIPs can co-exist under the same Master. nanoFIP is not: Backwards compatible for the user. sensor Signal Conditioner microFIP FPGA WorldFIP Master sensor Signal Conditioner sensor Signal Conditioner

nanoFIP vs. microFIP nanoFIP is: nanoFIP is not: Tailored to users’ needs. Providing bigger memories. Providing a rigorous approach towards radiation. nanoFIPs and microFIPs can co-exist under the same Master. nanoFIP is not: Backwards compatible for the user. sensor Signal Conditioner nanoFIP FPGA WorldFIP Master sensor Signal Conditioner sensor Signal Conditioner

nanoFIP vs. microFIP nanoFIP is: nanoFIP is not: Tailored to users’ needs. Providing bigger memories. Providing a rigorous approach towards radiation. nanoFIPs and microFIPs can co-exist under the same Master. nanoFIP is not: Board & chip redesign (6mm & 40KCHF PCB+ prototypes) Functional & Radiation Tests (6mm & 20KCHF) Backwards compatible for the user. sensor Signal Conditioner nanoFIP FPGA WorldFIP Master config. file (list μ/nFIPS in segment) system reboot 2 man months sensor Signal Conditioner sensor Signal Conditioner

Outline Introduction – Project Organization Functionalities & Main specs updates nanoFIP & Simulation Test Bench nanoFIP & HLP Test Board Next Steps

nanoFIP & Simulation test bench Independent development of nanoFIP’s simulation test bench by Gonzalo Penacoba. User simulation Master nanoFIP VHDL test bench: Random generation of data vectors Automatic checks Assertion based output 3 testing concepts: Functionality according to specs Behavior under specs error conditions Unspecified faulty conditions

Outline Introduction – Project Organization Functionalities & Main specs updates nanoFIP & Simulation test bench nanoFIP & HLP Test Board Next Steps

nanoFIP & HLP test board Working Testing Board prototype by HLP. Software developments on the Master side taken over by Julien Palluel. 3 testing concepts: Functionality according to specs Limit operational conditions Tests over time

Testing Board Basic Features WorldFIP FIELDBUS RS 232 user nanoFIP WorldFIP Master Field TR FIP Watcher Fiel drive

Testing Board Basic Features WorldFIP FIELDBUS RS 232 user nanoFIP WorldFIP Master Field TR FIP Watcher Fiel drive

Testing Board Basic Features WorldFIP FIELDBUS RS 232 user nanoFIP WorldFIP Master Field TR FIP Watcher Fiel drive

Testing Board Extra Features WorldFIP FIELDBUS RS 232 user nanoFIP WorldFIP Master Field TR FIP Watcher Fiel drive

Testing Board & Radiation Tests WorldFIP FIELDBUS RS 232 user nanoFIP WorldFIP Master Field TR FIP Watcher Fiel drive

Testing Board & Radiation Tests WorldFIP FIELDBUS RS 232 user nanoFIP WorldFIP Master Field TR FIP Watcher Fiel drive

Testing Board & Radiation Tests WorldFIP FIELDBUS RS 232 user nanoFIP WorldFIP Master Field TR FIP Watcher Fiel drive

Testing Board & Radiation Tests PSI facility, p+ 250MeV 2.1e9 p+/cm2/ Gy 6.3 e11 p+/cm2 with each device 300 Gy lifetime of an Actel ProASIC3 device 6.3 e12 p+/cm2 with 10 devices σ nanoFIP = ~ 1e-13 cm2 LHC 5000 nanoFIPs in the LHC 10 SEE / year σ system= ~ 5e-10 cm2

Testing Principles time nanoFIP WorldFIP FIELDBUS user Prod Cons Master Cons FF..FF time

Testing Principles time nanoFIP WorldFIP FIELDBUS user Prod Cons Loop back user nanoFIP Cons Prod WorldFIP Master Cons FF..FF prod User copies bytes time

Testing Principles time WorldFIP FIELDBUS user nanoFIP Cons Prod Loop back user nanoFIP Cons Prod WorldFIP Master Cons FF..FF Prod FF..FF User copies bytes Cons EE..EE prod User copies bytes time

Testing Principles time WorldFIP FIELDBUS user nanoFIP Cons Prod Loop back user nanoFIP Cons Prod WorldFIP Master 5ms Cons FF..FF Prod FF..FF User copies bytes Cons EE..EE User copies bytes Cons EE..EE Prod FF..FF prod User copies bytes time

Outline Introduction – Project Organization Functionalities & Main specs updates nanoFIP & Simulation test bench nanoFIP & HLP test board Next Steps

Next Steps Support to your designs! Code Review. Radiation tests. User’s Guide & FAQ documentation. Support to your designs!

nanoFIP project report Extras

WorldFIP Frames Communication throughput for 1Mbps: FSS Ctrl Id CRC Master -> nanoFIP FSS 2 bytes Ctrl 1 byte Id CRC 2 byte FES 8 bytes * 8 bits* 1 us turnaround time 10 us 10 us nanoFIP -> Master FSS 2 bytes Ctrl 1 byte Data 124 bytes CRC 2 byte FES 130 bytes * 8 bits * 1us 1.1 ms for 124 data-bytes = 0.9 Mb/s Master -> nanoFIP FSS 2 bytes Ctrl 1 byte Id CRC 2 byte FES turnaround time 10 us 138 us for 2 data-bytes = 0.1 Mb/s FSS 2 bytes Ctrl 1 byte Data CRC 2 byte FES nanoFIP -> Master

Project Status Majority voter circuit:

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Consumed Var. Ready! ConsumedBR Var. Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable.

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Produced Var Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable.

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Consumed Var. Ready! ConsumedBR Var. Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable.

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Consumed Var. Ready! ConsumedBR Var. Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable.

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Produced Var Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable.

Functionalities & Features WorldFIP services: Consumption of one addressed variable (up to 124 bytes) Consumption of one broadcast variable (up to 124 bytes) Production of one addressed variable (2, 8, 16,..,124 bytes) user WorldFIP Master nFIP consumption production Simple interface with the user: Data transfer over an integrated memory or user WISHBONE MEMORY nanoFIP Produced Var Ready! Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). 16 bit DATA BUS Separate “data valid” outputs for each variable.