DIGITAL SYTEM DESIGN MINI PROJECT CONVOLUTION CODES

Slides:



Advertisements
Similar presentations
Convolutional Codes Mohammad Hanaysheh Mahdi Barhoush.
Advertisements

EET260 Introduction to digital communication
Decoding of Convolutional Codes  Let C m be the set of allowable code sequences of length m.  Not all sequences in {0,1}m are allowable code sequences!
6.375 Project Arthur Chang Omid Salehi-Abari Sung Sik Woo May 11, 2011
Maximum Likelihood Sequence Detection (MLSD) and the Viterbi Algorithm
Submission May, 2000 Doc: IEEE / 086 Steven Gray, Nokia Slide Brief Overview of Information Theory and Channel Coding Steven D. Gray 1.
Cellular Communications
EEE377 Lecture Notes1 EEE436 DIGITAL COMMUNICATION Coding En. Mohd Nazri Mahmud MPhil (Cambridge, UK) BEng (Essex, UK) Room 2.14.
Chapter 11 Error-Control CodingChapter 11 : Lecture edition by K.Heikkinen.
Figure 6.1. A convolutional encoder. Figure 6.2. Structure of a systematic convolutional encoder of rate.
ECE 559 VLSI – Design Project Viterbi Decoder VLSI Design Project Spring 2002 Dan Breen Keith Grimes Damian Nowak David Rust Advisor: Prof. Goeckel.
Viterbi Decoder: Presentation #1 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder.
EEE377 Lecture Notes1 EEE436 DIGITAL COMMUNICATION Coding En. Mohd Nazri Mahmud MPhil (Cambridge, UK) BEng (Essex, UK) Room 2.14.
EE 3220: Digital Communication Dr Hassan Yousif 1 Dr. Hassan Yousif Ahmed Department of Electrical Engineering College of Engineering at Wadi Aldwasser.
EE 3220: Digital Communication Dr Hassan Yousif 1 Dr. Hassan Yousif Ahmed Department of Electrical Engineering College of Engineering at Wadi Aldwasser.
Digital Communication Techniques
Viterbi Decoder Project Alon weinberg, Dan Elran Supervisors: Emilia Burlak, Elisha Ulmer.
S Advanced Digital Communication (4 cr)
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
1 Channel Coding (II) Cyclic Codes and Convolutional Codes.
1 SNS COLLEGE OF ENGINEERING Department of Electronics and Communication Engineering Subject: Digital communication Sem: V Cyclic Codes.
Medicaps Institute of Technology & Management Submitted by :- Prasanna Panse Priyanka Shukla Savita Deshmukh Guided by :- Mr. Anshul Shrotriya Assistant.
Digital Communications I: Modulation and Coding Course Term Catharina Logothetis Lecture 12.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Turbo Codes COE 543 Mohammed Al-Shammeri. Agenda PProject objectives and motivations EError Correction Codes TTurbo Codes Technology TTurbo decoding.
1 Channel Coding (III) Channel Decoding. ECED of 15 Topics today u Viterbi decoding –trellis diagram –surviving path –ending the decoding u Soft.
Last time, we talked about:
Timo O. Korhonen, HUT Communication Laboratory 1 Convolutional encoding u Convolutional codes are applied in applications that require good performance.
Error Correction Code (2)
A simple rate ½ convolutional code encoder is shown below. The rectangular box represents one element of a serial shift register. The contents of the shift.
Sujan Rajbhandari LCS Convolutional Coded DPIM for Indoor Optical Wireless Links S. Rajbhandari, N. M. Aldibbiat and Z. Ghassemlooy Optical Communications.
Wireless Communication Research Lab. CGU What is Convolution Code? 指導教授:黃文傑 博士 學生:吳濟廷
Dr. Muqaibel \ EE430 Convolutional Codes 1 Convolutional Codes.
SNS COLLEGE OF ENGINEERING Department of Electronics and Communication Engineering Subject: Digital communication Sem: V Convolutional Codes.
Convolutional Coding In telecommunication, a convolutional code is a type of error- correcting code in which m-bit information symbol to be encoded is.
DIGITAL COMPONENTS. MULTIPLEXERS A multiplexer is a combinational circuit that receives binary information from one of 2 n input data lines and directs.
Coding No. 1  Seattle Pacific University Digital Coding Kevin Bolding Electrical Engineering Seattle Pacific University.
FEC decoding algorithm overview VLSI 자동설계연구실 정재헌.
MD. TARIQ HASAN SoC Design LAB Department of Information and Communication Engineering College of Electronics and Information Engineering Chosun University.
Serial Communications
EKT124 Digital Electronics 1 Introduction to Digital Electronics
EKT 221 : Digital 2 Serial Transfers & Microoperations
The Viterbi Decoding Algorithm
EKT 221 : Digital 2 Serial Transfers & Microoperations
What is this “Viterbi Decoding”
Factor Graphs and the Sum-Product Algorithm
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Coding and Interleaving
S Digital Communication Systems
Instructor: Alexander Stoytchev
DIFFERENTIAL ENCODING
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
COS 463: Wireless Networks Lecture 9 Kyle Jamieson
Introduction King Saud University
Subject Name: Information Theory Coding Subject Code: 10EC55
Subject Name: Information Theory Coding Subject Code: 10EC55
Error Correction Code (2)
Error Correction Code (2)
DIFFERENTIAL ENCODING
Instructor: Alexander Stoytchev
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Error Correction Code (2)
Outline Registers Counters 5/11/2019.
COS 463: Wireless Networks Lecture 9 Kyle Jamieson
Homework #2 Due May 29 , Consider a (2,1,4) convolutional code with g(1) = 1+ D2, g(2) = 1+ D + D2 + D3 a. Draw the.
ECE 352 Digital System Fundamentals
Error Correction Coding
IV. Convolutional Codes
Reconfigurable Computing (EN2911X, Fall07)
Presentation transcript:

DIGITAL SYTEM DESIGN MINI PROJECT CONVOLUTION CODES PRESENTED BY:- PRATEEK ATLANI 6449 PRATIK AGARWAL 6450 PUNEET MANN 6451 VISHNU VARDHAN 6452

DATA TRANSFER :- SERIAL COMMUNICATIONS PARALLEL COMMUNICATIONS PROBLEMS:- Noise Electronic devices malfunctioning. Hazards caused by noise NOISE REMOVAL METHODS:- 1.Addition of correction bits 2.Code conversion using different techniques

Convolution codes is one of best methods for data transfer in serial communications Basic operations:- 1.Encoding 2.Decoding ENCODING:- In this we convert a given code to another one with some additional bits added. DECODING:- The encoded output is fed to give us back the Message signal.

Problem statement: Implement the following convolution code (encoding and decoding) on FPGA using vhdl . The code (m,n,k) is (2,2,3). ENCODING:-The encoder is a finite state machine that consists of a M stage shift register with prescribed connections to n modulo 2-adders and a multiplexer that serializes the outputs of the adders. The constraint length of a convolution code is the number of shifts over which a single message bit can influence the encoder output In M stage shift register constraint length k =M+1

One input bit gives two output bits for one clock

Consider a message signal (101100) The polynomial representation of message signal =1+D^2+D^3 Where D represents unit delay variable Generator polynomial for path1 =1 Generator polynomial for path2 = 1+D+D^2 Therefore the O/p polynomial of path 1 is (1+D^2+D^3)X1=1+D^2+D^3 The o/p polynomial for path2 is (1+D^2+D^3)X(1+D+D^2)=1+D+D^5 The encoded sequence will have a length of n(L+K-1)=2X(6+3-1)=16 Therefore the O/p sequence is (11,01,10,10,00,01,00)

The shift register to be restored to its initial state , a terminating sequence of k-1 zeroes is appended to the last bit of the message sequence .These terminating sequence of zeroes is called tail of the message. The total 8 clock pulses are required so the o/p carrier wave contains 8X2=16 bits It gives the total of 16 bits Encoding can be done in three ways 1.Code tree 2.State machine Using state machine method encoding is realised in vhdl coding using state analysis

State Register A Register B S0 S1 1 S2 S3

o/p using this method also comes as (11,01,10,10,00,01,00) the output of the encoder will be 16 bits with the first two bits(k-1) being zeroes. Therefore the carrier wave sequence is 00,11,01,10,10,00,01,00 DECODING:- The output is 6 bits because we are considering the message width of 6 bits to the encoder. In this we use viterbi algorithm which uses trellis diagram for finding out the maximum likelihood decoder output . The reason for choosing trellis diagram is that the number of nodes does not continue to grow as the message bits increases.

TRELLIS DIAGRAM FOR DECODING PURPOSE

We observe at level 5 ,there are two paths entering each node We observe at level 5 ,there are two paths entering each node. Minimum distance decoder may make a decision at that point as to which of those two paths to take . this sequence goes on… The algorithm operates by computing a discrepancy for every possible path in the trellis The discrepancy for a path is defined as the hamming distance between the coded sequence and the received sequence. The path with the lower discrepancy is retained. The paths retained are called survivor paths. If the survivor paths are equal then we made a guess to decide the correct output .In the code all possible survivor paths are displayed Max number of survivor paths is given by 2^(k-1).

BACKGROUND ROOTS OF THE PROJECT LIES IN SHANNON’S INFORMATION THEOREM: IT SAYS THAT HOW MUCH NOISE THE CHANNEL MAY BE IT IS POSSIBLE TO GET THE DATA TRANSFERRED.

BACKGROUND CODE RATE:WHAT PORTION OF TOTAL AMOUNT OF DATA TRANSFERRED IS USEFUL. IN CASE OF OUR PROJECT IT IS NEARLY 0.90 METHODS FOR CHOOSING ERROR CORRECTING CODES. DEPENDS UPON EXPECTED ERROR RATE. WE CAN ADOPT COMPLEX SCHEMES FOR FASTER SYSTEMS LIKE EMBEDDED SYSTEMS.

BANDWIDTH(LENGTH OF CODE), CODING DELAY,CODING COMPLEXITY. THESE CODES ARE USED IN SPACE COMMUNICATION AND DEEP SPACE COMMUNICATION. ADVANTAGES: IT IS COMPLICATED TECHNIQUE BUT IT IS USED POWERFUL CORRECTING CAPABILITY. SINCE IT IS HAVING HIGH BANDWIDTH SO IT IS USED AS IT IS FASTER TECHNIQUE, EXPECTED ERROR RATE IS LOW.