EMC front-end Electronics

Slides:



Advertisements
Similar presentations
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Advertisements

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
© Imperial College LondonPage 1 CERC Front End FPGA Development by Osman Zorba 12 May 2004 O. Zorba CALICE 12/05/2004.
Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
ASIC Activities for the PANDA GSI Peter Wieczorek.
Fermilab Silicon Strip Readout Chip for BTEV
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
On Chamber Front End electronics Test Valerio Bocci Rafael Nobrega, Davide Pinci (INFN sez. Roma) Giovanni Carboni,Andre Massaferri,Roberto Messi, Emanuele.
P. Branchini (INFN Roma 3) Involved Group: INFN-Roma1 V. Bocci, INFN-Roma3 INFN-Na.
The SuperB EMC Front End electronics Prototypes Valerio Bocci 2009 INFN sezione di Roma Valerio Bocci A. Papi, C. Cecchi, P. Lubrano (INFN Perugia) M.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
May 10-14, 2010CALOR2010, Beijing, China 1 Readout electronics of the ALICE photon spectrometer Zhongbao Yin *, Lijiao Liu, Hans Muller, Dieter Rohrich,
Proposal for Gaspard Front-end electronics E. Rauly, V.Chambert 1Valérie Chambert, IPNO, 29 juin 2012.
Update on Electronics shaper noise Valerio Bocci INFN Roma INFN Perugia: Andrea Papi INFN Roma: Valerio Bocci,Luigi Recchia,Marco Vignati INFN Roma3: Paolo.
VFE & PCB Status & schedule of production Presented by Julien Fleury Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard.
David Hitlin EMC R&D Meeting April 1, Responsibilities ItemResponsible institution/person LYSO crystal development, order optimization Forward EC.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.
PADME Front-End Electronics
The SuperB EMC Front End electronics Prototypes
DAQ ACQUISITION FOR THE dE/dX DETECTOR
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
CLUster TIMing Electronics Part II
Valerio Re Università di Bergamo and INFN, Pavia, Italy
A 12-bit low-power ADC for SKIROC
KLOE II Inner Tracker FEE
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
Kenneth Johns University of Arizona
ECAL front-end electronic status
Update: EMC R&D David Hitlin SuperB R&D Meeting September 25, 2008.
Calorimeter Mu2e Development electronics Front-end Review
on behalf of the AGH and UJ PANDA groups
ECAL Front-end development
CTA-LST meeting February 2015
INFN Pavia and University of Bergamo
R&D activity dedicated to the VFE of the Si-W Ecal
DCH FEE 28 chs DCH prototype FEE &
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
superB Detector Workshop I University of Perugia and INFN
EMC front-end Electronics
Test Slab Status CALICE ECAL test slab: what is it all about?
SuperB EMC Computing Foreseen activities and software/computing needs
EMC Electronics and Trigger Review and Trigger Plan
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
EMC Barrel Electronics Status
Electronics for the E-CAL physics prototype
Front-end electronic system for large area photomultipliers readout
A low cost, high speed, Multichannel Analog to Digital converter board
EUDET – LPC- Clermont VFE Electronics
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
UK ECAL Hardware Status
CALICE Readout Front End FPGA Development
BESIII EMC electronics
1INFN Sez. Bari, 2Università degli Studi di Bari “A. Moro”
PID meeting Mechanical implementation Electronics architecture
Electronics, Trigger and DAQ for SuperB: summary of the workshop.
The QUIET ADC Implementation
Presentation transcript:

EMC front-end Electronics Valerio Bocci INFN sezione di Roma Isola d’Elba General Meeting 30 May- 5 June , 2010 A. Papi, C. Cecchi, P. Lubrano (INFN Perugia) V.Bocci,G. Chiodi, R.Faccini,R.Lunadei,L. Recchia,D. Ruggieri, (INFN Roma) Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci 1

SuperB EMC structure BaBar Crystals are radiation damaged. Need replacement SuperB EMC Barrel = BaBar EMC Barrel 5760 CsI(Tl) Crystals SuperB EMC Forward = 4400 Lyso Crystals Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci 2 2

Front End main design choise Barrel read-out: Pin diode (Babar structure constraint) Forward readout:Pin Diode or APD under test Charge preamplifier + 2 range gain 12 bits digitalizazion + 1 bit range Special range for calibration purpose Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

EMC 5 Channel readout protoype Crystals Mechanics Ranges Lvds 5 Shaper Range Board VFE Board Differential ADC Board 5 5 ranges analog Coded PIN Or APD ADC CLK I2c VME Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

EMC 5 Channel readout protoype (single ended ADC) Crystals Mechanics Ranges Lvds 5 5 Diff2Single Single Ended ADC Board Shaper Range Board VFE Board 5 5 ranges analog Coded PIN Or APD ADC CLK I2c VME Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

VME ranges shaper board HV CSP Buffer Diff or SE DRV EMC VFE Board 5 CSP Channels Enable to mount: Cremat, Hamamatsu, Home Made CSP HV distribution CSP Buffer Diff or SE DRV CSP Buffer Diff or SE DRV CSP Buffer Diff or SE DRV CSP Buffer Diff or SE DRV Annecy SuperB XII General Meeting March 15-19, 2010 Valerio Bocci

Three Type of CSP under evaluation Cremat 1.4 V/pC Hamamatsu 1 V/pC Homemade 1 V/pC Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

LABE Made Charge preamplifier charge sensitive preamplifier in radeka configuration and push pull output Luigi Recchia & Antonio Papi simulation and optimization. Home made in LABE (Electronic LAboratory) in Rome. Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

Very Front End Board EMC VFE Board 4 Layers 5 CSP Channels Enable to mount: Cremat,Hamamatsu,Home Made CSP HV distribution Mounted on crystals Interface with EMC range Board 24 May 2010 in production Estimated delivery time for test 7 June week Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

VME ranges shaper board X5 Channels Analog Rcv from FE x.5 CR200 Analog Diff Output Signal out 1bit range LVDS x32 CR200 ADC CLK Switch Logic Switch_Ctrl Cmp_stretch DAC Thr Setting ProAsic3 FPGA Range info Analog Coded Fast Comparator I2c Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

EMC Range Board EMC Range Board 8 Layers VME size 5 Channels Analog Differential input 5 Channles Analog Differtial output 1 Main clock input Long line I2c control input Range info analog coded Lvds output for Range bit 24 May 2010 in production Estimated delivery time for test 14 June week. Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

Differential2Singleended Board Utility board to convert differential signals to Single Ended signals. Four layer PCB 5 channel Diff to SE DRV Diff to SE DRV Diff to SE DRV Diff to SE DRV Diff to SE DRV 24 May 2010 in production Estimated delivery time for test 7 June week Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci

Conclusion There are three boards in production VFE boards comes the 7 June must be tested and integrated with mechanics The support Se2diff board come in the same week permit to use single ended ADC Range Shaping Board is coming 14-18 june need to be programmed and tested Annecy SuperB XII General Meeting March 15-19, 2010 Valerio Bocci