Interactive MIPS Datapath Tutorial

Slides:



Advertisements
Similar presentations
Syllabus Instructor: Dr. Wesam Ashour
Advertisements

Pipeline Summary Try to put everything together for pipelines Before going onto caches. Peer Instruction Lecture Materials for Computer Architecture by.
Instructor: Yuzhuang Hu Final Exam! The final exam is scheduled on 7 th, August, Friday 7:00 pm – 10:00 pm.
Pipeline Computer Organization II 1 Hazards Situations that prevent starting the next instruction in the next cycle Structural hazards – A required resource.
Lecture Objectives: 1)Define pipelining 2)Calculate the speedup achieved by pipelining for a given number of instructions. 3)Define how pipelining improves.
Forwarding and Hazards MemberRole William ElliottTeam Leader Jessica Tyler ShulerWiki Specialist Tyler KimseyLead Engineer Cameron CarrollEngineer Danielle.
ELEN 468 Advanced Logic Design
Chapter 2.
Pipelined Processor II (cont’d) CPSC 321
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 23 - Course.
1 Syllabus Instructor: Dr. Wesam Ashour Office: B231 Office Hours: Saturday 10:00  11:00, 13:00  14:00 Sunday.
Pipelining III Andreas Klappenecker CPSC321 Computer Architecture.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania Computer Organization Pipelined Processor Design 1.
CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?
Lec 9: Pipelining Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University.
EECE476: Computer Architecture Lecture 17: Pipelining Data Hazards: Forwarding & Stalls Chapter 6.4, 6.5 The University of British ColumbiaEECE 476© 2005.
Computer Architecture - A Pipelined Datapath A Pipelined Datapath  Resisters are used to save data between stages. 1/14.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 17 - Pipelined.
VHDL Synthesis of a MIPS-32 Processor Bryan Allen Dave Chandler Nate Ransom.
MIPS assembly. Computer What’s in a computer? Processor, memory, I/O devices (keyboard, mouse, LCD, video camera, speaker), disk, CD drive, …
CSCE 430/830 Course Project Guidelines By Dongyuan Zhan Feb. 4, 2010.
Computer Architecture Project Team A Sergio Rico, Ertong Zhang, Vlad Chiriacescu, ZhongYin Zhang.
Multimedia Teaching Tool SimArch V1.0 Faculty of Electronic Engineering University of Nis Serbia.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 12 Overview and Concluding Remarks.
Learning Objective The students should be able to: a. state the definition of software b. state the usage of software c. list different types of software.
Pipelining Enhancing Performance. Datapath as Designed in Ch. 5 Consider execution of: lw $t1,100($t0) lw $t2,200($t0) lw $t3,300($t0) Datapath segments.
Chapter 4 The Processor. Chapter 4 — The Processor — 2 Introduction We will examine two MIPS implementations A simplified version A more realistic pipelined.
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
1  1998 Morgan Kaufmann Publishers Chapter Six. 2  1998 Morgan Kaufmann Publishers Pipelining Improve perfomance by increasing instruction throughput.
Introduction to Computer Organization Pipelining.
Lecture 9. MIPS Processor Design – Pipelined Processor Design #1 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System.
Review for Quiz-1 Applied Operating System Concepts Patterson & Hennessy Chap.s 1,2,6,7 ECE3055b, Spring 2005
MIPS assembly. Computer  What’s in a computer?  Processor, memory, I/O devices (keyboard, mouse, LCD, video camera, speaker), disk, CD drive, …
EECS 370 Discussion smbc-comics.com.
MIPS Microarchitecture Single-Cycle Processor Control
Chapter Six.
What Do Computers Do? A computer system is
Interactive MIPS Datapath Tutorial
CSCI206 - Computer Organization & Programming
Instruction Set Architecture
ELEN 468 Advanced Logic Design
Basic Pipeline Datapath
Pipeline Implementation (4.6)
CSE 410: Computer Systems Instructor: David Ely
CDA 3101 Spring 2016 Introduction to Computer Organization
MIPS Assembly.
Instructions - Type and Format
COSC121: Computer Systems
Computer Organization CS224
MIPS assembly.
Computer Architecture
CSCI206 - Computer Organization & Programming
CSCI206 - Computer Organization & Programming
Morgan Kaufmann Publishers The Processor
Chapter Six.
Chapter Six.
Guest Lecturer TA: Shreyas Chand
MIPS Microarchitecture Multicycle Processor
Data Hazard Example (stall).
COMP541 Datapaths I Montek Singh Mar 18, 2010.
CS 286 Computer Architecture & Organization
Interactive MIPS Datapath Tutorial
Data Path Diagrams.
Introduction to Computer Organization and Architecture
Instruction Set Architecture
Lecture 1 Class Overview
CPU Design use pipeline
Problem ??: (?? marks) Consider executing the following code on the MIPS pipelined datapath: add $t5, $t6, $t8 add $t9, $t5, $t4 lw $t3, 100($t9) sub $t2,
Computer Architecture
Presentation transcript:

Interactive MIPS Datapath Tutorial Stephanie Holeman John Even Jeff Larson Scott Service Advisor/Client: Dr Prasant Mohapatra

Overview Background Project Objectives Technical Approach Achievements and Lessons Learned Future Work Questions

Computer Architecture Background Computer Architecture Memory I/O Devices Processor Datapath Control

Background continued About MIPS processor uses architecture Sony Playstation Nintendo 64 architecture RISC based

Background continued 5 Stage Pipeline INSERT DATAPATH PICTURE HERE

Project Objectives Make learning less difficult Create interactive learning tool Make tool accessible from the web Picture of disgruntled student

Technical Approach Solutions Considered Instructions to implement Hardware Descriptor Language (HDL) Microsoft® PowerPoint® C++ Java™ Instructions to implement Control features to implement

Our Solution Accessibility Instruction selection Control Features Java (JDK 1.17b) Netscape® and Internet Explorer® Instruction selection add, addi, and, or, lw, sw, beq, slt, nop Control Features no hazard detection no data forwarding

Our Solution continued Insert fake interface

Summary of Achievements Pseudocode Learn Java Increase team work skills Conducting group meetings

Future Work Ours Others Finish implementation Test and debug Document Implement more instructions Add hazard detection/data forwarding Gather feedback from users

Thank you for your attention ??