Interactive MIPS Datapath Tutorial

Slides:



Advertisements
Similar presentations
PipelineCSCE430/830 Pipeline: Introduction CSCE430/830 Computer Architecture Lecturer: Prof. Hong Jiang Courtesy of Prof. Yifeng Zhu, U of Maine Fall,
Advertisements

Syllabus Instructor: Dr. Wesam Ashour
CIS 314 Fall 2005 MIPS Datapath (Single Cycle and Multi-Cycle)
Lecture Objectives: 1)Define pipelining 2)Calculate the speedup achieved by pipelining for a given number of instructions. 3)Define how pipelining improves.
Forwarding and Hazards MemberRole William ElliottTeam Leader Jessica Tyler ShulerWiki Specialist Tyler KimseyLead Engineer Cameron CarrollEngineer Danielle.
ELEN 468 Advanced Logic Design
CMPT 334 Computer Organization
Instructor: Senior Lecturer SOE Dan Garcia CS 61C: Great Ideas in Computer Architecture Pipelining Hazards 1.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania Computer Organization Pipelined Processor Design 1.
Fall 2007 MIPS Datapath (Single Cycle and Multi-Cycle)
Pipeline Exceptions & ControlCSCE430/830 Pipeline: Exceptions & Control CSCE430/830 Computer Architecture Lecturer: Prof. Hong Jiang Courtesy of Yifeng.
CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?
King Fahd University of Petroleum and Minerals King Fahd University of Petroleum and Minerals Computer Engineering Department Computer Engineering Department.
Lec 9: Pipelining Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 17 - Pipelined.
ECE 353 ECE 353 Fall 2007 Lab 3 Machine Simulator November 1, 2007.
VHDL Synthesis of a MIPS-32 Processor Bryan Allen Dave Chandler Nate Ransom.
GUI for Computer Architecture Simulation Technical Problem Currently there are tools to aid in the study of computer architecture, but they lack a flexible.
Welcome to CPCS 214 Computer Organization & Architecture Spring 2008 Muhammad Al-Hashimi Media clips are from the MS Office clip art collection copyright.
Computer Architecture Project Team A Sergio Rico, Ertong Zhang, Vlad Chiriacescu, ZhongYin Zhang.
Multimedia Teaching Tool SimArch V1.0 Faculty of Electronic Engineering University of Nis Serbia.
1 A Simple but Realistic Assembly Language for a Course in Computer Organization Eric Larson Moon Ok Kim Seattle University October 25, 2008.
Software Engineering Management Lecture 1 The Software Process.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 12 Overview and Concluding Remarks.
Pipelined Datapath and Control
Comp Sci pipelining 1 Ch. 13 Pipelining. Comp Sci pipelining 2 Pipelining.
Chapter 4 The Processor. Chapter 4 — The Processor — 2 Introduction We will examine two MIPS implementations A simplified version A more realistic pipelined.
CS.305 Computer Architecture Enhancing Performance with Pipelining Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from.
Pipeline Data Hazards Warning, warning, warning! Read 4.8 Peer Instruction Lecture Materials for Computer Architecture by Dr. Leo Porter is licensed under.
ECE 353 Lab 2 Pipeline Simulator. Aims Further experience in C programming Handling strings Further experience in the use of assertions Reinforce concepts.
GUI For Computer Architecture May01-05 Team Members: Neil HansenCprE Ben JonesCprE Jon MathewsCprE Sergey SannikovCprE Clients/Advisors: Manimaran Govindarasu.
2/15/02CSE Data Hazzards Data Hazards in the Pipelined Implementation.
Instructor: Senior Lecturer SOE Dan Garcia CS 61C: Great Ideas in Computer Architecture Pipelining Hazards 1.
Introduction to Computer Organization Pipelining.
Lecture 9. MIPS Processor Design – Pipelined Processor Design #1 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System.
Simulator Outline of MIPS Simulator project  Write a simulator for the MIPS five-stage pipeline that does the following: Implements a subset of.
EECS 370 Discussion smbc-comics.com.
Chapter 2-Introduction to Making Multimedia
What Do Computers Do? A computer system is
Interactive MIPS Datapath Tutorial
Software Engineering Management
Pipelining Chapter 6.
CSCI206 - Computer Organization & Programming
ELEN 468 Advanced Logic Design
Basic Pipeline Datapath
Pipeline Implementation (4.6)
ECE 353 Lab 3 Pipeline Simulator
CDA 3101 Spring 2016 Introduction to Computer Organization
Chapter 10 Development of Multimedia Project
Pipelining Chapter 6.
Computer Organization CS224
Computer Architecture
CSCI206 - Computer Organization & Programming
Systems Architecture II
CSCI206 - Computer Organization & Programming
Morgan Kaufmann Publishers The Processor
Guest Lecturer TA: Shreyas Chand
Pipelining: Basic Concepts
Interactive MIPS Datapath Tutorial
Pipelining Chapter 6.
Morgan Kaufmann Publishers The Processor
Introduction to Computer Organization and Architecture
Pipelining Chapter 6.
Chapter 2-Introduction to Making Multimedia
CMCS Computer Architecture Lecture 20 Pipelined Datapath and Control April 11, CMSC411.htm Mohamed.
Guest Lecturer: Justin Hsia
A relevant question Assuming you’ve got: One washer (takes 30 minutes)
Problem ??: (?? marks) Consider executing the following code on the MIPS pipelined datapath: add $t5, $t6, $t8 add $t9, $t5, $t4 lw $t3, 100($t9) sub $t2,
Need to stall for one cycle.
Presentation transcript:

Interactive MIPS Datapath Tutorial Stephanie Holeman Jeffrey Larson John Even Scott Service Advisor/Client: Dr Prasant Mohapatra 28 April 1999

Overview Background Design Objectives Technical Approach Budgets Project Evaluation Future Work Lessons Learned Summary

Computer Architecture Background Computer Architecture Memory I/O Devices Processor Datapath Control

Background About MIPS Processor Uses MIPS Architecture Sony Playstation Nintendo 64 Project Vincent MIPS Architecture RISC based Pipelined All trademarks and copyrights are property of their respective owners.

Background 5 Stage Pipeline Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory (MEM), Write Back (WB)

Background Problem Statement Lack of interactive tools for understanding Computer Architecture concepts Aim to supplement lectures, slides, textbooks and problems

Design Objectives Web-based interactive learning tool Graphically simulate the datapath Implement MIPS instruction subset Question Mode (eliminated as per the client’s request)

Technical Approach Programming solutions considered Hardware Description Language (HDL) Microsoft® PowerPoint® C++ Java™ Chose instructions to implement Control features to implement Chose coding model

Technical Approach Assumptions and Limitations Accessibility Java (JDK 1.17b) Netscape Navigator® and Internet Explorer® Limited instruction set Control features no hazard detection no data forwarding

Technical Approach Coding Model GUI Pipeline Processor contains all interface components contains the pipeline Pipeline draws the datapath Processor simulates the datapath displays current stage data values

Technical Approach End Product Description Instruction selection add, addi, and, or, lw, sw, beq, slt, nop Insertion Phase Execution Phase

Budgets (Monetary) Monetary Budget Discrepancies Planned Budget ($50) Poster ($41) Color Copies ($12) Binding ($5) Transparencies ($8) We had unplanned expenditures!

Budgets (Fall Hours) Major Budget Discrepancies Planning (+19.5) Poster (+72) Design Review Document (+13) Java Tasks (-46) Weekly Meetings (-60) Too much time spent on the poster!

Budgets (Spring Hours) Major Budget Discrepancies Creating GUI (+8) Preparing for Initial Oral (+19) Final Report (+17.5) Learning Java (+16) Non GUI Java (-26) Elimination of Question Mode (-80)

Project Evaluation Long Term Success Short Term Success Usefulness to students Usefulness to instructors Short Term Success Meeting design objectives Satisfying client

Future Work Analyze user feedback Display the datapath control module Add hazard detection and data forwarding Implement additional instructions Implement question mode Allow instruction insertion from a text file

Lessons Learned Keep track of the big picture Team work skills Have third parties review your work Effective group management

Summary Computer Architecture refresher Learned Java Fulfilled client’s requirements Web-based interactive MIPS simulator A potential on-going senior design project

End Product Demonstration Let the learning begin

Thank you for your attention ?? Do you have any questions?