Motivation Process & Design trends

Slides:



Advertisements
Similar presentations
OCV-Aware Top-Level Clock Tree Optimization
Advertisements

Frequency modulation and circuits
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Performance analysis of sequential machines.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
ELEN 468 Lecture 261 ELEN 468 Advanced Logic Design Lecture 26 Interconnect Timing Optimization.
Timing Margin Recovery With Flexible Flip-Flop Timing Model
Moon-Su Kim, Sunik Heo, DalHee Lee, DaeJoon Hyun, Byung Su Kim, Bonghyun Lee, Chul Rim, Hyosig Won, Keesup Kim Samsung Electronics Co., Ltd. System LSI.
Propagation of Error Ch En 475 Unit Operations. Quantifying variables (i.e. answering a question with a number) 1. Directly measure the variable. - referred.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Parameterized Timing Analysis with General Delay Models and Arbitrary Variation Sources Khaled R. Heloue and Farid N. Najm University of Toronto {khaled,
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
Clock Design Adopted from David Harris of Harvey Mudd College.
A Useful Skew Tree Framework for Inserting Large Safety Margins Rickard Ewetz and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University.
The Cost of Fixing Hold Time Violations in Sub-threshold Circuits Yanqing Zhang, Benton Calhoun University of Virginia Motivation and Background Power.
Chapter 3 Linear Programming: Sensitivity Analysis and Interpretation of Solution MT 235.
Rasit Onur Topaloglu University of California San Diego Computer Science and Engineering Department Ph.D. candidate “Location.
Power-Aware Placement
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 14: March 19, 2008 Statistical Static Timing Analysis.
Statistical timing and synthesis Chandu paper. Canonical form Compute max(A,B) = C in canonical form (assuming  X i independent)
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
1 1 Slide LINEAR PROGRAMMING Introduction to Sensitivity Analysis Professor Ahmadi.
Signal Integrity Methodology on 300 MHz SoC using ALF libraries and tools Wolfgang Roethig, Ramakrishna Nibhanupudi, Arun Balakrishnan, Gopal Dandu Steven.
Power Amplifiers Power Amplifiers are used in the transmitter
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 11 – Design Concepts.
Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.
VI. Evaluate Model Fit Basic questions that modelers must address are: How well does the model fit the data? Do changes to a model, such as reparameterization,
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
EEE2243 Digital System Design Chapter 7: Advanced Design Considerations by Muhazam Mustapha, extracted from Intel Training Slides, April 2012.
Propagation of Error Ch En 475 Unit Operations. Quantifying variables (i.e. answering a question with a number) 1. Directly measure the variable. - referred.
Statistics Presentation Ch En 475 Unit Operations.
On the Assumption of Normality in Statistical Static Timing Analysis Halim Damerdji, Ali Dasdan, Santanu Kolay February 28, 2005 PrimeTime Synopsys, Inc.
1 Tau 2002 Explicit Computation of Performance as a Function of Process Parameters Lou Scheffer.
UC San Diego / VLSI CAD Laboratory Learning-Based Approximation of Interconnect Delay and Slew Modeling in Signoff Timing Tools Andrew B. Kahng, Seokhyeong.
BME 353 – BIOMEDICAL MEASUREMENTS AND INSTRUMENTATION MEASUREMENT PRINCIPLES.
Statistics Presentation Ch En 475 Unit Operations.
Static Timing Analysis
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
COE 360 Principles of VLSI Design Delay. 2 Definitions.
University of Michigan Advanced Computer Architecture Lab. 2 CAD Tools for Variation Tolerance David Blaauw and Kaviraj Chopra University of Michigan.
Experimental Errors & Uncertainty. Objectives Define precision, accuracy. Understand sources of uncertainty where they come from. Understand sources of.
MECH 373 Instrumentation and Measurements
Power-Optimal Pipelining in Deep Submicron Technology
Kun Young Chung*, Andrew B. Kahng+ and Jiajia Li+
Lecture 11: Sequential Circuit Design
Timing Model Start Simulation Delay Update Signals Execute Processes
Defining Statistical Sensitivity for Timing Optimization of Logic Circuits with Large-Scale Process and Environmental Variations Xin Li, Jiayong Le, Mustafa.
4.1 Chapter 4 Digital Transmission Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Revisiting and Bounding the Benefit From 3D Integration
SIDDAGANGA INSTITUTE OF TECHNOLOGY
SIDDAGANGA INSTITUTE OF TECHNOLOGY
EE201C Modeling of VLSI Circuits and Systems Final Project
Statistics Presentation
Confidence Intervals.
Limitations of STA, Slew of a waveform, Skew between Signals
Statistics Review ChE 477 Winter 2018 Dr. Harding.
Topic 5: Exploring Quantitative data
Timing Analysis 11/21/2018.
EE201C Modeling of VLSI Circuits and Systems Final Project
Topics Performance analysis..
Techniques for Data Analysis Event Study
Impact of Parameter Variations on Multi-core chips
332:578 Deep Submicron VLSI Design Lecture 14 Design for Clock Skew
Post-Silicon Calibration for Large-Volume Products
Prediction and Accuracy
On the Improvement of Statistical Timing Analysis
Submitted by HARSHITHA G H
Quantitative Data Who? Cans of cola. What? Weight (g) of contents.
Analysis of history effect in PD-SOI logic Gates
Presentation transcript:

Accurate Signoff with Advanced Variation Methodology Ayhan Mutlu Synopsys Co., Ltd. Moonsu Kim, Eun yeung Yu, Eunbyeol Kim Samsung Electronics Co., Ltd. System LSI Division

Motivation Process & Design trends Random variation is increasing in advanced process nodes Design size and performance gap are also increasing, but TAT limit is almost constant Requirement for process variation aware STA Advanced node requires higher level of STA accuracy for better PPA within tight TAT limit Accurate process variation will remove unnecessary pessimism and optimism at the same time Traditional AOCV(Advanced On Chip Variation) and constraint variation modeling has limitations resulting in inherent pessimism Need to use POCV (Parametric OCV) to resolve traditional method’s limitation using advanced modeling for delay/slew/constraint variation In this slide, I want to introduce the motivation of this presesentation about ‘why accurate process variation aware STA is requried’ As shown in right graph, performance gap between realistic and requirement is increased linearly according to process nodes. As shown in left graph, design size trend is similarly changed according to process advance. Considering this trend, requirement for higher level of STA accuracy for better PPA within tight TAT limit becomes greater than before. By this, accurate process variation will remove unnecessary pessimism and optimism at the same time. We have traditional AOCV flow and constraint variation modeling but they have inherent pessimism. This is a big motivation why we developed POCV flow using advanced modeling for delay/slew/constraint variation.

How to improve accuracy of process variation STA? Challenge 1: slew/load impact to delay variation In Advanced OCV (AOCV), delay variation is function of logic depth and distance, but does not consider slew/load impact In actual design, the magnitude of process variation will increase at higher slew/load indices on advanced nodes AOCV Variation is independent to slew/load AOCV Variation is dependent on stage count As shown in the left graph, In AOCV, delay variation is function of logic depth and distance but doesn’t consider slew/load impact. But in actual design, the magnitude of process variation will increase at higher slew/load indices on advanced nodes. Conventional STA with AOCV can’t consider slew/load impact to delay variation. The magnitude of process variation will increase at higher slew/load indices on advanced nodes as shown in the left graph In actual design, there are various slew/load situation. Challenges - How can we provide good & accurate STA? OCV_sigma (AOCV)

Delay Variation Needs to Be Slew/Load Dependent Solution: Liberty Variation Format (LVF) for slew/load-based variation LVF includes delay variation based on actual slew/load The cell delay variation is modeled as a function of input transition and output load per timing arc POCV LVF delay variation σ = f (slew,load) X1 X2 X3 Propagated path arrival time distribution X1+ X2+X3 EXAMPLE of LVF delay variation ocv_sigma_cell_rise ("delay_template_4x4") { sigma_type : "late"; index_1("0.001, 0.005, 0.010, 1.00"); index_2("0.001, 0.002, 0.003, 0.10"); values( "σ11, σ12, σ13, σ14", \ "σ21, σ22, σ23, σ24", \ "σ31, σ32, σ33, σ34", \ "σ41, σ42, σ43, σ44", ); } LVF(Liberty Variation Format) is a good solution for challenge1. LVF includes delay variation is modeled as a function of input transition and output load per timing arc. During POCV STA, distribution of arrival time is assumed as gaussian and calculated by propagating and accumulating each cell’s variation. Slew Load

Delay Variation Needs to Be Slew/Load Dependent Samsung experiment results Extracted 300 paths from real design to compare arrival times using PrimeTime POCV with MonteCarlo (MC) reference POCV has good correlation with MC using slew/load dependent model AOCV has large pessimism for some cases and therefore larger error spread than POCV POCV error AOCV average -0.16% -0.85% stdev 1.02% 7.45% We tried an experiment to show slew/load aware process variation impact. We extracted 300 paths from real design to compare arrival times using Primetime POCV with MC. POCV has good correlation with MC, on the other hand AOCV from lumped slew/load model has large pessimism for some cases and therefore larger error spread than POCV. POCV has smaller average error than AOCV. And we can see narrower spread of POCV error than AOCV by comparing stdev values. AOCV(green) : lumped slew/load model POCV(red) : slew/load aware variation model Monte Carlo(blue): reference

How to improve accuracy of process variation STA? Challenge 2: Common point optimism reduction for Min Pulse Width(MPW) and half-cycle path Different transition at common point  need to keep process variation at common point In AOCV, process variation can’t be exactly calculated by statistical sum of rising and falling paths and it can’t be separated with other variation models  Process variation will be removed from slack computation C A B cell1 cell2 A B C ------------------------------ Launch clock : F  R  F Capture clock: R  F  R The other challenge #2 is common point optimism in the min pulse width and half-cycle path. In those types of timing paths, there are different transitions at common point and this means actually launch path clock has different transistor path(F@A--> R@B  F@C) with capture path (R@A--> F@B  R@C). In the AOCV based variation at common point C can be optimistic as it may be removed by CRPR. But Actual process variation at Point C should be RSS between Launch and capture paths’ variations. AOCV-based variation at point C = max_derate – min_derate (CRPR) = 0 (max_derate = min_derate) Actual process variation at Point C = sqrt( σcell1,rise^2+σcell2,fall^2+σcell1,fall^2+σcell2,rise^2 ) v.s. AOCV-based variation can be optimistic as it may be removed by CRPR

Common Point Optimism Reduction in MPW Solution: Accurate process variation for MPW using POCV Using POCV, accurate process variation for MPW and half cycle’s slack computation will remove optimism Samsung experiment results For extracted 10K paths from real design, average 3.3% optimism reduction can be reflected into MPW slack (or half cycle path) computation by POCV model POCV process variation at Point C (same as actual) = sqrt( σcell1,rise^2+σcell2,fall^2+σcell1,fall^2+σcell2,rise^2 ) C A B cell1 cell2 A B C ------------------------------ Launch clock : F  R  F Capture clock: R  F  R avg stdev MPW Delta -3.32% 0.79% Solution for challenge #2 can be resolved by POCV because Process variation’s are modeled in LVF per each timing arc(rising/falling). By Using POCV, we can remove optimism for this case by computing accurate process variation for MPW and hal cycle CRPR. We tested this with real design and average 3.3% optimism reduction from 10K paths in min pulse with slack. < MPW Delta: Optimism Reduction> Delta = (new_pw – old_pw) / old_pw new_pw: pulse width considering process variation at common point using POCV old_pw: pulse width not considering process variation (traditional)

How to improve accuracy of process variation STA? Challenge 3: Delay variation is highly correlated with output slew variation Output slew variation will affect delay variation in next stage Output slew variation has an increased impact at lower voltage MonteCarlo Simulation for Inverter Cell ? Dσcell2 ? Sσcell2 Highly correlated Dσcell1 Sσcell1 X axis: cell delay Y axis: output slew Highly correlated ρ = 0.78 Sin,cell2 ^ cell1 cell2 Dσcell1: cell1’s delay variation Sσcell1 : cell1’s output slew variation S in,cell1 : cell2’s input slew Challenge #3 is how to deal slew variation impact on delay variation? Actually, delay variation is highly correlated with output slew variation like below right side figures. And output slew variation will be propagated to next cell’s input. Therefore we can guess slew variation at cell1 will affect cell2’s variation also.

Consider Correlation between Slew and Delay variation Solution: POCV considers correlation between slew and delay variation Better accuracy for lower voltages by reflecting correlation between slew and delay variation in STA Samsung experiment results About 1% accuracy improvement by correlated slew variation modeling for 150 extracted paths <POCV> Correlated delay and slew variation Dσcell2 Dσcell2(Sσcell1) Sσcell2 Sσcell2 (Sσcell1) Dσcell1 Sσcell1 Dσcell1: cell1’s delay variation w/o input slew variation Sσcell1 : cell1’s output slew variation Dσcell2 : cell2’s delay variation w/o input slew variation Dσcell2(Sσcell1) : cell2’s delay variation induced by input slew variation Sσcell2 : cell2’s output slew variation w/o input slew variation Sσcell2 (Sσcell1) : cell2’s output slew variation induced by input slew variation ^ cell1 cell2 In POCV, this slew variation can be considered with its correlation with delay variation. In this figure, cell2’s variation is partially correlated with cell1 and this partial correlation impact can be separated from pure independent random variation (Dsigma_cell2) and modeled as function of Ssigma_cell1 which is Dsigmacell2(Ssigmacell1). PT does same way to consider cell1’ slew variation impact on cell2’s slew variation which is Ssigmacell2 function of Ssigma cell1. By considering this partial correlation induced by slew variation, we have 1% accuracy improvement comparing with MC simulation. This table shows there cases of POCV error comparing with Montecalro simulation. In the delay variation only case, we have average 1.6% error but this will be reduced to 0.84% by considering slew variation. But this case2 doesn’t consider partial correlation relation between slew and delay. Like third case which consider this correlation, we have 0.56% average error. Delay variation only Delay variation + slew variation (no correlation) variation (correlated) Error(%) = (STA –MC)/MC Mean =1.55% Stdev = 0.70% Mean =0.84% Stdev = 0.56% Mean = 0.56% Stdev = 0.55%

How to improve accuracy of process variation STA? Challenge 4: Traditionally, Flop’s constraint variation is added to nominal constraint value as margin  Delay variation and constraint variation in STA becomes linear sum However, delay variation and constraint variation is independent and not correlated  Delay variation and constraint variation should be statistical sum By separating constraint variation with nominal constraint value  theoretically maximum 40% pessimism reduction A) Traditional linear sum: total variation = σpath + σH B) POCV Statistical sum: total variation = SQRT ( σpath^2 + σH^2) where σpath = SQRT ( σL^2 + σC^2) Max difference between linear and statistical sum is when σpath= σH  Max { (A–B) / B } = (2 - 1.414) / 1.414 = ~40%  This is the pessimism from linear sum method By adopting separate constraint variation model, maximum 40% pessimism of slack variation can be reduced σL σC σH

Statistical Modeling of Constraint Variation Solution: POCV Support of Constraint Variation Uses statistical sum of delay and constraint variation Theoretical maximum of 40% pessimism reduction than traditional method Samsung experiment results Extracted 1000 paths from real design to evaluate real world pessimism reduction when using separate modeling of FF constraint variation Linear sum pessimism = (linear sum slack – statistical sum slack)/linear sum slack Max ~40% pessimism reduction Majority of paths achieve close to 40% pessimism reduction in total variation Average 37% pessimism reduction of 1000 paths avg stdev Linearsum Pessimism -0.37 0.04

Summary Review potentially opportunities to improve accuracy challenges caused by limitation of traditional variation (AOCV) and review solutions using advanced method of PrimeTime POCV Slew/load aware delay variation modeling Accuracy improvement  more opportunity of both robust and optimized design based on PBA accuracy enhancement Common point optimism removal for Half-cycle and Min Pulse Width Average 3.3% optimism reduction  robust design for MPW and half cycle path Correlated slew variation impact on accuracy Average 1% mean accuracy improvement by correlated modeling of delay and slew variation Statistical constraint variation modeling Average 37% pessimism reduction compared to traditional linear sum of delay variation and constraint variation POCV based accurate analysis is necessary to meet tight PPA requirement with limited resources for advanced nodes Results shown in this presentation based on Samsung Advanced node design using Synopsys PrimeTime POCV Analysis From this accuracy enhancement, we have more chance to optimize design.