Pre-Processing electronics Maintenance Hardware - Firmware

Slides:



Advertisements
Similar presentations
Technology Gone Wrong. A little background… Your computer uses the operating system to “talk” to software applications. The operating system is the first.
Advertisements

DEBUGGING TECHNIQUES. Wiring Type of wire to use Solid core for breadboard Multiple-strand for flying leads and connections to power supply unit (PSU)
LAr ROD Status Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Laurent, Eric, Jean-Pierre, Gilbert,... ATLAS Geneva DPNC January 12 th, 2005.
 Wireless, Web-Based Monitoring System  Alarm/Event Notifications by Text Message and or  VPN Connection for Fast Response to Alarms and Events.
ECAL status Outline: Signal cable connectors quality check results: –ADC side –PM side ECAL PM/C-W channels commissioning status Access activities Further.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
Operating in a SAN Environment March 19, 2002 Chuck Kinne AT&T Labs Technology Consultant.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.
AGATA Pre-processing team report AGATA Week, July 2008.
Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev AGATA PROJECT PREPROCESSING MEZZANINE SLOW CONTROL GUI FOR THE SEGMENT AND THE CORE.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
Faculty of Physics, University of Belgrade General meeting 19 th of August, ToF-LR HV Upgrade Jovan Puzović, Faculty of Physics, Belgrade.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
LHC Collimators low level control rack test experience in CNGS A Masi, LHC Collimators low level control rack test experience in CNGS LHC Collimators low.
ROBOX with Multi Anode PMT’s Status and plans A.Mestvirishvili, I. Schmidt, S. Sen, F. Ozok University of Iowa.
Computer Hardware Maintenance & Repairs Computer Hardware Maintenance & Repairs Suleiman Mohammed (mncs,mcpn) Instructor Institute of Computing & ICT,
S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.
Muon Tracking Meeting SOR issue First priority Diagnostic: MCH DetectorScriptError Arriving at the initialization stage: the whole or part.
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Power supplies dismounted Shipped to Orsay this week Refurbishment work to start.
1/5 ECAL/HCAL Front-end status Calorimeter Meeting Frédéric Machefert Wednesday February 9 th, 2011.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
Electronic Report Pigi. HV-LV-ADC status Sometimes “repaired boards” are not working properly and so I would like to propose you to: – Test and qualify.
FNAL All Experimenters Meeting January 7, Leslie Groer Columbia UniversityDØ Status 1 DØ Status and Progress Dec 17, 2001 – Jan 7, 2002  Reasonably.
PS VFE & PS/SPD FE Electronics Status and Plans 16 January 2008 LPC Clermont.
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Work almost finished in Orsay Small crisis 20 days ago due to late delivery of.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
S.MonteilPS/SPD COMMISSIONING1 HW Maintenance – JANUARY Clermont team Outline: 2009: restart the system: few observations. Hw maintenance C-side:
MCast Errors and HV Adjustments Multicast Errors (seen on the DATA ERIS connection) have caused a disruption of a HV Adjustment due to a timeout (since.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
AHCAL Integration. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE week Lyon IPNL, Sept. 16th – 18th, 2009.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
E.Guschin (INR,Moscow) 26 February 2008PS/SPD commissioning meeting CERN PS/SPD LED monitoring system status Tuning of SPD ‘C’ side: We concentrated our.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
The MINER A Operations Report All Experimenters Meeting Howard Budd, University of Rochester Sep14, 2015.
INFN - Milano University of Milano
PMF STATUS ALFA - Electronics meeting 11th February 2008
CLAS12 DAQ & Trigger Status
LKr status R. Fantechi.
Computer and Information Technology for HKCEE
Christophe Beigbeder PID meeting
Enrico Gamberini for the GTK WG TDAQ WG Meeting June 01, 2016
Injectors BLM system: PS Ring installation at EYETS
2009: restart the system: few observations. Hw maintenance week:
T1 Electronic status Conclusions Electronics Cards:
K TO 12 CHS MODULE FOR GRADE 9, PP
AGATA Detector Work Performed at Saclay in lessons learned -
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
CCB to OH Tests at Rice M.Matveev Rice University May 12, 2016.
FIRELEC Migration Solution
AGATA Construction Database
IMPROVE THE STREAMING EXPERIENCE WITH ROKU Call (Toll-Free) or
DAYS OF THE WEEK.
Time management School of Rock.
University of California Los Angeles
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
Computer troubleshooting
CSC Turn ON Status Report by Fred B.
The Troubleshooting theory
ZDD status BESIII Collaboration Meeting, September 2012
Contact
7th Grade Math Warm-ups Week of September 19-23, 2016.
NOVEMBER READING LOG Student: When you have read, record your minutes and have your parent initial the proper box (each day). At the end of the month,
DECEMBER READING LOG Student: When you have read, record your minutes and have your parent initial the proper box (each day). At the end of the month,
Monday, January 29, Day 105 Wow! Do we have a lot of catching up to do!!! Please enter quietly, and fill in your agenda. When you are done with.
Bell Work Each Friday, students will be given a bell work quiz consisting of one question from each day’s bell work that week. On the following slides.
CSC Electronics Problem Report CSCE I&C
Presentation transcript:

Pre-Processing electronics Maintenance Hardware - Firmware Agata Project Agata Week Octobre 2016 X. Lafay/N. Karkour / D. Linget

Total 210 cards Total : 46 cards Segment board status V2.21 (hardware and firmware) 181 installed cards @ Ganil 29 Core board status V2.1r2 (hardware and firmware) never installed Total 210 cards Carrier board V3 (IPNO) V4 (CSNSM) CSNSM Production : 24 cards 22 are Installed @ GANIL IPNO production : 33 cards 24 cards: Installed @ GANIL Total : 46 cards N. Karkour AGATA week Orsay 4to6Oct2016

PreProcessing Hardware 2015  Finally some news : Fuse sockets reliability decreases with time. Bad contacts are formed and/or oxidation . Fuse series resistors increases, Final Voltage supply decreases.. Patch (known since 2008) : solder fuses directly to pcb. Made on preproduction @ Padoue not transmitted to V3 IPNO nor V4 CSNSM ALL carriers V3 et V4 concerned. few cards modified  OK 10 fuses per carrier (total of 480 fuses were unsoldered and resoldered back) 48 cards modified, Trip to GANIL in 2016 N. Karkour AGATA week Orsay 4to6Oct2016

Rapport Mission of CSNSM and IPNO @ GANIL on January 25th 2016. Arrival at GANIL Monday 1 February at 14:30, Installation at 15:30. Short meeting with Caterina for how we will proceed. 2 people from each lab only 1 from IPNO stayed for 2 days instead of 5 days initially. The cards were unplugged properly fibers and numbering the locations. Leave at 18:00 because of emergency state . Note: IPNO technician must go on Tuesday evening. The procedure: remove cards and make the change fuses at once. Tuesday is dedicated to making fuses for V3 and Laurent helped IPNO. FrontPanels and the light guides were mounted. Pic Voltages were adjusted. Wednesday morning everything was reconnected back (fibers, digitizers, and network) After a general restart 2 V3 cards had power alert. It was removed the crate, one had a fuse holder in the power connector for ATCA, the other had a drop of solder. Thursday morning all the cards responded to ping. It was good BUT, The reset was complicated, carrier cards referred hardware error messages . Some mezzanines were not quite well plugged on connectors (rush to finish on Tuesday before IPNO technician left). Laurent took over some fuse soldering on some V3 cards It was quite nervous when the system is powered on and one card left, we managed to make the system working but the procedure was too long. Then we lost a carrier V3: the 3.3 power. We tried to fix it but without success, Another card was replaced by a V4 and all FPGAs were reprogrammed. Finally, Thursday night we still had not managed to get a full setup of 24 electronic channels. Reboot of the anodes for the lincos but unsuccessful. Left on Friday the system partially tested TBContinued with Catarina on Monday. Conclusion Patch done but reboot was not easy and few cards were broken N. Karkour AGATA week Orsay 4to6Oct2016

PreProcessing History of Maintenance Carriers V4 59 et 62 le 20/04/2015 59 et 62 le 04/05/2015 59         le 20/05/2015 58 et 67 le 04/06/2015 53 et 57 le 01/10/2015 56         le 24/02/2016 Carriers V3 18 et 24 le 25/06/2015 19 et 38 le 24/02/2016 39         le 04/03/2016 29 et 30 le 16/03/2016 N. Karkour AGATA week Orsay 4to6Oct2016

Preprocessing conclusion Lot of time consuming even few cards can take enormous time. Some rreasons : Orsay test bench quality deteriorates. Digitiser synchronisation problems. Hectic pulser to generate 36 signals. Old pizza boxes for DAQ fails very often. Servers and programs fail to connect to Hardware. Every power up procedure can take from 5 minutes to 1 day or never. Manpower problems to spend to repair test bench and to look after the cards. N. Karkour AGATA week Orsay 4to6Oct2016

THANK YOU AND THANKS TO ALL THE ENGINEERS AND PHYSICISTS WHO HELPED US IN MAINTAINING THESE ELECTRONICS N. Karkour AGATA week Orsay 4to6Oct2016