CALICE Readout Board Front End FPGA

Slides:

Advertisements

Similar presentations

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

Advertisements

Trigger, DAQ, calibration Robert Sulej, październik 2007.

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

Critical Design Review March 13, 2004 Justin Akagi EE 396 Marcus Suzuki EE 496 Brent Uyehara EE 496.

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia

28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

9 Sep 2005DAQ - Paul Dauncey1 DAQ/Online Status Paul Dauncey Imperial College London.

The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.

Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.

LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,

29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)

2 April 2003Paul Dauncey - CALICE DAQ1 First Ideas For CALICE Beam Test DAQ Paul Dauncey Imperial College London, UK for IC, Manchester, RAL, UCL.

21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.

MAPS readout Systems Christoph Schrader Dresden

Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.

AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.

18 Jan 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London.

Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.

Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 Delay FPGA I/O Clock40.

© Imperial College LondonPage 1 CERC Front End FPGA Development by Osman Zorba 12 May 2004 O. Zorba CALICE 12/05/2004.

Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.

Student: Vikas Agarwal Guide: Prof H S Jamadagni

10 July 2003Matthew Warren - Trigger Module Update1 CALICE ‘FEDROB’ BE-FPGA Trigger Module Update Matthew Warren University College London 10 July 2003.

5 February 2003Paul Dauncey - Calice Status1 CALICE Status Paul Dauncey Imperial College London For the CALICE-UK groups: Birmingham, Cambridge, Imperial,

Methods to reduce dead time and achieve higher trigger rate. Sparsification Event blocking Parallel DAQ systems SFI Sequencing.

B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.

LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For CALICE-UK electronics group: A. Baird, D. Bowerman, P. Dauncey,

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.

1 Connections Central Building North End West End Pr Qr Pr Qr Pr Qr GClocking GC alignment Sc *10 Sa Pr Inj. Timing SystemDOL inputDOL outputLocal InputLocal.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.

1 Lab. 12 Signal transmission with two boards  The system: –Use DSP to conduct processing in this lab. DigitalAnalog a(n)a(n) DigitalAnalog DAC ADC PC.

Readout of Temperature Monitor with SEABAS ’11 10/12 Y. Takubo (KEK) 1.

M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.

Radiation 4-5 December 2005 AB/BDI/BL.

1 Lab. 11 Modulation/demodulation with RF module  The system: Digital Analog  a(n)a(n) Filter Digital Digital filter (SRRC) Digital Analog  Filter Digital.

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

1 Lab. 10 Signal transmission with RF module  The system: –Use DSP to conduct processing in this lab. DigitalAnalog a(n)a(n) DigitalAnalog DAC ADC PC.

Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.

ESDG Mtg 15th April CMS-FED Production FEDv1 Productions Jan 2003 : 2 boards. Working. June 2003 : 3.

Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.

Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 CMS Tracker FED Firmware.

Date of download: 6/23/2016 Copyright © 2016 SPIE. All rights reserved. Closed loop configuration of the resonant micro-optic gyros (RMOG). PM: phase modulator,

ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.

LHCb Outer Tracker Electronics 40MHz Upgrade

FED FE-FPGA Code Development Progress Report

14-BIT Custom ADC Board Rev. B

Present System Back-end Front End PMT ROS Optical links ADC Pipeline

Sector logic firmware and G-link Merger board designs

Iwaki System Readout Board User’s Guide

VLVNT08 Toulone April 2008 Low Power Multi-Dynamics Front-End Architecture for the OM of a Neutrino Underwater Telescope Domenico Lo Presti Istituto Nazionale.

CDR Project Summary and Issues

How Signals are Sampled: ADC

14-BIT Custom ADC Board JParc-K Collaboration Meeting

CERC Front End FPGA Development Progress Report by Osman Zorba

PRODUCTION BOARDS TESTING

UK ECAL Hardware Status

CALICE Readout Front End FPGA Development

Commodity Flash ADC-FPGA Based Electronics for an

PRODUCTION BOARDS TESTING

SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.

The New Trigger/GPS Module for the EEE Project

Maths for Signals and Systems Linear Algebra in Engineering Lecture 9, Friday 1st November 2014 DR TANIA STATHAKI READER (ASSOCIATE PROFFESOR) IN SIGNAL.

Maths for Signals and Systems Linear Algebra in Engineering Class 1, Friday 28th November 2014 DR TANIA STATHAKI READER (ASSOCIATE PROFFESOR) IN SIGNAL.

Beam Beam electronics Block diagram disc gated disc gate disc gated

Presentation transcript:

CALICE Readout Board Front End FPGA O. Zorba CALICE 19/09/2003 © Imperial College London

FE-FPGA Block Diagram O. Zorba CALICE 19/09/2003 © Imperial College London

Trigger Delay CCT O. Zorba CALICE 19/09/2003 © Imperial College London

Trigger Delay Timing Diagram O. Zorba CALICE 19/09/2003 © Imperial College London

ADC Block Diagram O. Zorba CALICE 10/07/2003 © Imperial College London

ADC Timing Diagram O. Zorba CALICE 19/09/2003 © Imperial College London

DAC Control O. Zorba CALICE 19/09/2003 © Imperial College London

DAC Control Signals O. Zorba CALICE 19/09/2003 © Imperial College London

Future Work Event Data Module Data Selector Module Interface to Configuration Module O. Zorba CALICE 19/09/2003 © Imperial College London