Project 2: Ultra Traffic Light Controller

Slides:



Advertisements
Similar presentations
JED Microprocessors Pty Ltd Presenting the JED T430 low-cost Projector Controllers Nov 22nd, 2009.
Advertisements

FSM Word Problems Today:
Chapter #10: Finite State Machine Implementation
Implementation Strategies
FSMs 1 Computer Organization I September 2009 © McQuain, Feng & Ribbens Motivation Combinational logic functions can be represented, and defined,
Senior Computer Engineering Project
LAB 3 – Review of the Assignment. -- Clarifications Vikram Murali. TA : CSE 140L Prof. CK Cheng.
ELEN 468 Lecture 121 ELEN 468 Advanced Logic Design Lecture 12 Synthesis of Combinational Logic I.
EE 316 Computer Engineering Junior Lab Project 1: Traffic Light Controller.
ECE C03 Lecture 101 Lecture 10 Finite State Machine Design Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Contemporary Logic Design Finite State Machine Design © R.H. Katz Transparency No Chapter #8: Finite State Machine Design 8.5 Finite State Machine.
Team LIT Scott Butler Kristin Haeusler Michael Hatt Brock Smith.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Presentation Topic 4 Way Traffic Lights.
Traffic Light Controller By: Candace Lee And Nayeon Kim Instructors: Rajesh Gupta, Choon Kim, Shirley Miranda, Bridget Benson, Arash Arafee Cluster 1:
Lecture 23 Design example: Traffic light controller.
Lecture 8: Sequential Networks and Finite State Machines CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
ELEC 1041 Digital Electronics Tutorial: Word Problems

E-LABORATORY PRACTICAL TEACHING FOR APPLIED ENGINEERING SCIENCES W O R K S H O P University of Oradea, Romania February 6, 2012 G E N E R A L P R E S E.
1 COMP541 State Machines Montek Singh Feb 8, 2012.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
EE434 ASIC & Digital Systems
Implementing Codesign in Xilinx Virtex II Pro Betim Çiço, Hergys Rexha Department of Informatics Engineering Faculty of Information Technologies Polytechnic.
LIGHT SENSOR GADGETEER PROJECT #2. Step #1 Create a new Gadgeteer project named: SensorGadgeteerApp Add A red power module (USBClientSP) A Light Sensor.
ECE FPGA Microprocessor Design Erik Lee, Edward Jones, Emily Kan.
Introduction 2 Smart Design. What is smart design? 2 Everything is designed except nature The packaging of a Band-Aid The curve of a bike frame The shape.
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Sequential machine implementation: –clocking. n Sequential machine design.
Yu Du, Yu Long Electrical & Computer Engineering
Bonitron A\C Demand Scheduler Alex Brown Cory Haugh Ajmer Dwivedi.
Abstract A Structured Approach for Modular Design: A Plug and Play Middleware for Sensory Modules, Actuation Platforms, Task Descriptions and Implementations.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
A 3-D Rendering System Final Project Ben Hebert & Mayur Desai Spring 2005.
1 ECSE-2610 Computer Components & Operations (COCO) Welcome to the world of Computers!
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
Teaching Digital Logic courses with Altera Technology
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
WATER LEVEL INDICATOR AND AUTOMATIC MOTOR SWITCHING SYSTEM
Introduction to the FPGA and Labs
Free Projects For CENG 3430 CENG3430 Free Projects v.7c.
Michael Rahaim, PhD Candidate Multimedia Communications Lab
Simulation of Distributed Application and Protocols using TOSSIM
Voice Manipulator Department of Electrical & Computer Engineering
Advisor Advanced Release FW120.
Monitoring Robot Prepared by: Hanin Mizyed ,Abdalla Melhem
Combinational Logic Design
What are the key components of your robot?
COMP211 Computer Logic Design Introduction to the DE2 Board
DIGITAL CALCULATOR USING 8051
ECEN 248 Lab 9: Design of a Traffic Light Controller
ECE 4110–5110 Digital System Design
EECE 5117C/6017C Lab 2 Traffic Light Controller using FSM
ELEC 1041 Digital Electronics Tutorial: Word Problems
Directional Driver Hazard Advisory System
Pico Pico LAB#1 Starting & Stopping Motors.

Sequential logic implementation
Lab 1. Introduction to the DE2 Board
Lecture 24 Logistics Last lecture Today HW7 back today
Voice Manipulator Department of Electrical & Computer Engineering
Lecture 4. Introduction to the DE2 Board
Prof. Onur Mutlu ETH Zurich Spring March 2019
Fig 2: System in action with athlete
Implementation Strategies
Presentation by Anthony Dotterer
2019 Investing Now Summer Program
Presentation transcript:

Project 2: Ultra Traffic Light Controller Mohammad Mahdi Karimi PhD candidate Electrical and Computer Engineering Department

Traffic Light project description Design RTL Schematic Overview Overview on BASYS 3 FPGA Traffic Light project description Design RTL Schematic Challenges and our Approach Video Demonstration

Project Description In this project we modify the Traffic Light Controller in project 1 to come up with Ultra Traffic Light Controller using the Basys 3 board. Project 2 features : Using the Basys 3 board, design and implement the traffic light described in project 1 Add turn arrows in both directions for road B, as well as one for A south. The turn arrows for road B only turn on if there’s a car present. LCD display show what is currently occurring (i.e. display “Road A Green, Road B Red”) Also, the short and long timer intervals can be modified on the fly. The time intervals are changed via the keyboard or keypad. The color for the traffic lights are to be displayed on the VGA monitor

Traffic Light Controller We designed and implemented the traffic light at a junction of Street A,B and C by using the Finite State Machine described in Exercise 20. Turn arrows is added in both directions for road B, as well as one for A south. The turn arrows for road B only turn on if there’s a car present. Lights on the Basys 3 board are used to demonstrate the sensor outputs and The VGA output to demonstrate traffic lights.

Traffic Light Controller

Design RTL Schematic Our Design contains12 components: Clock to Sec Timer FSM 9 traffic light VGA controller Pmod CLP 7Segment controller 3 Sensors

FSM Design

Challenges How to connect Key Pad to the design to make real time changes in the system configurations? Connecting the 18 pin LCD with Basys3 to display a message which is interpreted by the current state of the FSM controller. How to change the Timer component setting while system is running,

Our Approach We used the TOP module to connect Key Pad with our design. The output of the Keypad will be Decoded with our Decoding block and will be used later to manipulate the system settings. We used 18 pin LCD to display the current state of the FSM controller. We can see what state we are in at any time with the LCD module. (i.e. A St. Turn, B St. & Turn,…) Timer component is now connected with the KeyPad module which controls the TS and TL timing while system is running. It will also display the timer in the available 7 segment display on BASYS3 FPGA.

Experiments: LCD Displays the current State: KeyPad changes the Timer module Settings:

Thank you mmkarimi@aggies.ncat.edu Mohammad Mahdi Karimi PhD candidate Electrical and Computer Engineering Department mmkarimi@aggies.ncat.edu