By Byron Gorsuch & Dane Gentry

Slides:



Advertisements
Similar presentations
10/2/0810/2/2008ECE 561 -ECE Lecture 51 State Machine Implementation 10/2/20081ECE Lecture 5.
Advertisements

Shift Registers Module M11.1 Section 7.3.
Wireless Phone Tic-Tac-Toe Josh Morelli. Project Description The purpose is to illustrate the interfacing of hardware and wireless phones using standard.
Advanced Digital Circuits ECET 146 Week 9 Professor Iskandar Hack ET 221B,
Stop Watch Sean Hicks Dongpu Jin ELEC 307 Project 2 Instructor: Alvaro Pinto April/12/2011.
Counter Circuits and VHDL State Machines
Lab 5 Shift Registers and Counters Presented By Neha Kumar but while we wait for that to happen…
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Capacitance Sensor Project
Figure 1.1 The Altera UP 3 FPGA Development board
Project Presentation: Physical Unclonable Functions
University of Houston ECE 5440/6370 Advanced Digital Design Lecture on Debouncing Circuit Yuhua Chen Spring 2010.
Linear Feedback Shift Register. 2 Linear Feedback Shift Registers (LFSRs) These are n-bit counters exhibiting pseudo-random behavior. Built from simple.
Lecture #27 Page 1 ECE 4110– Sequential Logic Design Lecture #27 Agenda 1.Counters Announcements 1.HW #12 due.
Reaction Timer Project
TOPIC : Signature Analysis. Introduction Signature analysis is a compression technique based on the concept of (CRC) Cyclic Redundancy Checking It realized.
Digital Electronics Board Game Counter Analog. Board Game Counter Demo - Analog 2 This presentation will Review the Board Game Counter block diagram.
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
Board Game Counter - Analog
Teaching Digital Logic courses with Altera Technology
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
ECE 3450 M. A. Jupina, VU, 2016 Capacitance Sensor Project Goal: Creation of a digital capacitance sensor circuit where a variation in capacitance changes.
Lecture #27 Page 1 ECE 4110–5110 Digital System Design Lecture #27 Agenda 1.Counters Announcements 1.Finish reading Wakerly sections 8.1, 8.2, 8.4, 8.5.
5-1-2 Synchronous counters. Learning Objectives: At the end of this topic you will be able to: draw a block diagram showing how D-type flip-flops can.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
EECE6017C Lab 1 Introduction to Altera tools and Circuit Simulation
Digital Design - Sequential Logic Design
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
Final Laboratory: PWM Frequency Regulated AC/DC Rotary Convertor
Homework Reading Machine Projects Labs
Figure 8.1. The general form of a sequential circuit.
ECE 3130 Digital Electronics and Design
The first change to your project files that is needed is to change the device to the correct FPGA. This is done by going to the Assignments tab on the.
Sequential Circuit Design
Homework Reading Machine Projects Labs
Digital Fundamentals Abdul Hameed
Multiplexer / Demultiplexer
COMP211 Computer Logic Design Introduction to the DE2 Board
COMP541 Sequential Logic – 2: Finite State Machines
Figure 12-13: Synchronous Binary Counter
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 12) Hasib Hasan
Instructor: Alexander Stoytchev
ECET 230 Innovative Education--snaptutorial.com
ECET 405 Innovative Education--snaptutorial.com
ECET 405Competitive Success/snaptutorial.com
ECET 405 Competitive Success/tutorialrank.com
ECET 405 Education for Service-- tutorialrank.com.
ECET 105 Education for Service-- snaptutorial.com
ECET 405 Education for Service-- snaptutorial.com
ECET 105 Teaching Effectively-- snaptutorial.com
ECET 405 Teaching Effectively-- snaptutorial.com
Multiplexer / Demultiplexer
ECE 434 Advanced Digital System L13
Sequential Circuits: Latches
Sequential circuit design
ECE 3130 – Digital Electronics and Design
Multiplexers & Demultiplexers
ECE 3130 – Digital Electronics and Design
EECS150 Fall 2007 – Lab Lecture #4 Shah Bawany
Combinational Logic - An Overview
"Computer Design" by Sunggu Lee
Lab 1. Introduction to the DE2 Board
Lecture 4. Introduction to the DE2 Board
ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on
EGR 2131 Unit 12 Synchronous Sequential Circuits
ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on
Combinational Logic - An Overview
Project management, program development, and program life-cycle
Chapter5: Synchronous Sequential Logic – Part 3
Lecture 22: PLLs and DLLs.
Presentation transcript:

By Byron Gorsuch & Dane Gentry DE2 Board Slot Machine By Byron Gorsuch & Dane Gentry

Project Description Slot machine game implementation on DE2 Quartus circuit schematic 3 random number generators each with a clock Counter Based Number Generator (CBNG) Comparator Win if all 3 random numbers generated are equivalent LED’s light up

Roles of Group Members Byron Gorsuch: Brainstorm of potential projects Quartus circuit schematic design Generation of simulation waveform Obtained DE2 board for implementation Final project report Final PowerPoint presentation

Roles of Group Members Dane Gentry: Brainstorm of potential projects Obtained DE2 board for implementation Pin assignments Implementation of Quartus circuit schematic onto DE2 board Final project report Final PowerPoint presentation

Quartus Circuit Schematics Original CBNG Schematic

Quartus Circuit Schematics Final Slot Machine Schematic

To black out unused 7-segs

Simulation Waveforms Generated in Quartus

Simulation Waveforms Generated in Quartus

Issues & Solutions 27 MHz clock didn’t work Assigning pin_D13 (pin for 27 MHz clock according to pin table) to input of 1 of CBNGs  Output remained at 0 Tested design on multiple DE2 boards  Not hardware error Function generator as DE2 external clock  Clock wouldn’t cycle on its own  Had to manually attach and detach probe from function generator to DE2 board Solved by using cascade of inverters to form ring oscillators as clock (from Lab 3)

Interesting Information Slot machines in casinos work just like ours. Moment the button on machine is pressed, game will choose 1 random # for each reel and stop reel at that appointed position. Spinning reels and lights in casinos are just for show

Interesting Information In theory, one could win at our slot machine every time. Since we used counter based random number generators (CBNG’s) which are not true random number generators, each reel in slot machine changes at constant rate. Possible to measure speed at which each reel changes and press button exactly when winning value is expected to appear. #’s shift so fast, however, that this is beyond human reflexes

Conclusions Each “reel” has 8 possible values. Any set of 3 matching #’s is a winner. Probability of winning our slot machine is 1/64 (assuming true randomness)  1.56% chance to win For a slot machine, it is ideal for the RNG to be unpredictable which is why CBNG is favorable to a linear feedback shift register (LFSR) which has a cyclic process and once figured out can be beat every time. If a specific clock speed is not required, a ring oscillator is a simple way to create a clock and can be done with a single IC.