Topics Subsystem design principles. Pipelining. Datapath.

Slides:



Advertisements
Similar presentations
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Shifters. n Adders and ALUs.
Advertisements

Lec 17 Nov 2 Chapter 4 – CPU design data path design control logic design single-cycle CPU performance limitations of single cycle CPU multi-cycle CPU.
Spring 2006EE VLSI Design II - © Kia Bazargan 187 EE 5324 – VLSI Design II Kia Bazargan University of Minnesota Part IV: Control Path and Busses.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 23 - Subsystem.
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics n Shifters. n Adders and ALUs.
A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo
4. Combinational Logic Networks Layout Design Methods 4. 2
Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Buses and networks-on-chips. Networks-on-chips. Data paths. Subsystems as IP.
Computer Architecture Lecture 9 MIPS ALU and Data Paths Ralph Grishman Oct NYU.
CMOS VLSI Design MIPS Processor Example
CPU Overview Computer Organization II 1 February 2009 © McQuain & Ribbens Introduction CPU performance factors – Instruction count n Determined.
Engineered for Tomorrow Date : 11/10/14 Prepared by : MN PRAPHUL & ASWINI N Assistant professor ECE Department Engineered for Tomorrow Subject Name: Fundamentals.
Cell Design Standard Cells Datapath Cells General purpose logic
Controller Implementation
EE694v - Verification - Lect 12
PROGRAMMABLE LOGIC CONTROLLERS SINGLE CHIP COMPUTER
Subtitle: How to design the data path of a processor.
Layout of CMOS Circuits
Lecture 19: SRAM.
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN
Pipelining and Retiming 1
More Devices: Control (Making Choices)
Swamynathan.S.M AP/ECE/SNSCT
The 8085 Microprocessor Architecture
Lecture on Microcomputer
William Stallings Computer Organization and Architecture
Morgan Kaufmann Publishers The Processor
William Stallings Computer Organization and Architecture 7th Edition
Morgan Kaufmann Publishers
Prof. Vojin G. Oklobdzija
Chapter 15 Control Unit Operation
Instructor: Alexander Stoytchev
Topics Number representation. Shifters. Adders and ALUs.
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 22: Shifters, Decoders, Muxes Mary Jane.
Fundamentals of Computer Science Part i2
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2003 Lecture 22: Shifters, Decoders, Muxes Mary Jane.
Ratioed Logic.
COMBINATIONAL LOGIC.
Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.
Topics Antifuse-based FPGA fabrics: Flash-based FPGAs Actel.
Computer Architecture
Lesson 4 Synchronous Design Architectures: Data Path and High-level Synthesis (part two) Sept EE37E Adv. Digital Electronics.
Topics Circuit design for FPGAs: Logic elements. Interconnect.
William Stallings Computer Organization and Architecture 7th Edition
ARM implementation the design is divided into a data path section that is described in register transfer level (RTL) notation control section that is viewed.
Levels in Processor Design
Chapter 5: Computer Systems Organization
L25 – Datapath ALU.
HIGH LEVEL SYNTHESIS.
Chapter 14 Control Unit Operation
William Stallings Computer Organization and Architecture 8th Edition
Tri-state buffer A circuit which allows an input to go to output when desired Otherwise it behaves as if “nothing” is connected to the wire An equivalent.
The 8085 Microprocessor Architecture
Levels in Processor Design
Levels in Processor Design
ECE 352 Digital System Fundamentals
Lecture 9 Digital VLSI System Design Laboratory
Levels in Processor Design
Arithmetic Building Blocks
Arithmetic Circuits.
Computer Architecture
The state in a stored-program digital computer
Chapter 6 (I) CMOS Layout of Complexe Gate
Presentation transcript:

Topics Subsystem design principles. Pipelining. Datapath.

Levels of abstraction Layout: Circuit: Logic: Register-transfer: wire length, diffusion minimization, etc. Circuit: transistor sizing, advanced circuit topologies. Logic: network structure optimization. Register-transfer: retiming, encoding, etc.

Data paths A data path is a logical and a physical structure: bitwise logical organization; bitwise physical design. Datapath often has ALU, registers, some other function units. Data is generally passed via busses.

Typical data path structure Slice includes one bit of function units, connected by busses:

Bit-slice structure Many arithmetic and logical functions can be defined recursively on bits of word. A bit-slice is a one-bit (or n-bit) segment of an operation of minimum size to ensure regularity. Regular logical structure allows regular physical structure.

Abutting and pitch-matching Cells in bit-slice may be abutted together -requires matching positions on terminals. Pitch-matching is designing cells to ensure that pins are at proper positions for abutting.

Wiring plans A wiring plan shows layer assignments and directions for major signals. Put most important signals on lowest-impedance, accessible layers. VDD VSS cell1 cell2 cell3

Bus circuits Cannot support full connectivity between all data path elements - must choose number of transfers per cycle allowed. A bus circuit is a specialized multiplexer circuit. Two major choices: pseudo-nMOS, precharged.

Pseudo-nMOS bus circuit

Precharged bus circuit