Pilot run – matrix measurements after first metal

Slides:



Advertisements
Similar presentations
of Single-Type-Column 3D silicon detectors
Advertisements

Radiation damage in silicon sensors
H.-G. Moser Max-Planck-Institut für Physik MPI Semiconductor Laboratory (Halbleiterlabor: HLL) Common project of the: Max-Planck-Institut fuer Physik (Werner.
2nd Open Meeting of the SuperKEKB Collaboration, KEK, March 2009 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Sensor R&D and Prototyping - Status -
Lecture 11: MOS Transistor
Test of Pixel Sensors for the CMS experiment Amitava Roy Purdue University.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 8 Lecture 8: Capacitors and PN Junctions Prof. Niknejad.
Department of Information Engineering256 Semiconductor Conduction is possible only if the electrons are free to move –But electrons are bound to their.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
ENE 311 Lecture 10.
ECE 342 Electronic Circuits 2. MOS Transistors
Example 5-3 Find an expression for the electron current in the n-type material of a forward-biased p-n junction.
Semiconductor detectors
Charge collection studies on heavily diodes from RD50 multiplication run G. Kramberger, V. Cindro, I. Mandić, M. Mikuž Ϯ, M. Milovanović, M. Zavrtanik.
Silicon pad detectors for LCCAL: characterisation and first results Antonio Bulgheroni University of Milan – Italy on behalf of LCCAL: Official INFN R&D.
Hamburg, Marcel Trimpl, Bonn University A DEPFET pixel-based Vertexdetector for TESLA 55. PRC -MeetingHamburg, Mai 2003 M. Trimpl University.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Dahee Kim (Ewha womans university) for MPC-EX collaboration TEST OF MINI-PAD SILICON SENSOR FOR PHENIX MPC-EX.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Study of Behaviour of n-in-p Silicon Sensor Structures Before and After Irradiation Y. Unno, S. Mitsui, Y. Ikegami, S. Terada, K. Nakamura (KEK), O. Jinnouchi,
ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.
ENE 311 Lecture 9.
1 G. Pellegrini The 9th LC-Spain meeting 8th "Trento" Workshop on Advanced Silicon Radiation Detectors 3D Double-Sided sensors for the CMS phase-2 vertex.
P. Riedler- GGT Meeting 3/4/20061 Status of Sensor Irradiation and Bump Bonding P. Riedler, G. Stefanini P. Dalpiaz, M. Fiorini, F. Petrucci.
SILICON DETECTORS PART I Characteristics on semiconductors.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
Semiconductor Devices Lecture 5, pn-Junction Diode
Low Resistance Strip Sensors – RD50 Common Project – RD50/ CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
CERN, November 2005 Claudio Piemonte RD50 workshop Claudio Piemonte a, Maurizio Boscardin a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
4H-SIC DMOSFET AND SILICON CARBIDE ACCUMULATION-MODE LATERALLY DIFFUSED MOSFET Archana N- 09MQ /10/2010 PSG COLLEGE OF TECHNOLOGY ME – Power Electronics.
Ljubljiana, 29/02/2012 G.-F. Dalla Betta Surface effects in double-sided silicon 3D sensors fabricated at FBK at FBK Gian-Franco Dalla Betta a, M. Povoli.
Giulio Pellegrini 27th RD50 Workshop (CERN) 2-4 December 2015 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona 1 Status of.
P. Fernández-Martínez – Optimized LGAD PeripheryRESMDD14, Firenze 8-10 October Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de.
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
7th PXD/SVD Workshop, Prague, January 2015 Rainer Richter, MPG Halbleiterlabor 1 Pilot Run - Status and Plans PXD9-6 Rainer Richter for the MPG Halbleiterlabor.
Hybrid Boards for PXD6 5th International Workshop on DEPFET Detectors and Applications Sept Oct Christian Koffmane 1,2 1 Max-Planck-Institut.
Laser Measurements (as comparison to test beam data) Florian Lütticke University of Bonn 9 th VXD Belle 2 Workshop Valencia,
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Jelena Ninković Testing PXD6 - summary and plans Jelena Ninkovic for the HLL team.
ELECTRICAL MULTI-CHIP MODULE testing status 3 rd Belle II PXD/SVD Workshop and 12 th International Workshop on DEPFET Detectors and Applications Wetzlar,
Influence of humidity on the IV characteristics A.Chilingarov Lancaster University ATLAS SCT Week CERN,
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
Yield measurements on PXD9-7 after 2nd metal Paola Avella, Daniel Klose, Christian Koffmane, Jelena Ninković, Rainer H. Richter for the MPP/HLL team.
The Devices: MOS Transistor
Chapter 6 The Field Effect Transistor
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Testing PXD6 - testing plans
New Mask and vendor for 3D detectors
Thinning and Plans for SuperBelle
I. Rashevskaya on behalf of the Slim5 Collaboration, Trieste Group
Lecture #14 OUTLINE Midterm #1 stats The pn Junction Diode
Chapter 6. pn Junction Diode
First production of Ultra-Fast Silicon Detectors at FBK
Recall Last Lecture Common collector Voltage gain and Current gain
The CSOI approach for integrated micro channels
Metal Semiconductor Field Effect Transistors
The SOI Issue – Material for PXD9
Intro to Semiconductors and p-n junction devices
Results from the first diode irradiation and status of bonding tests
VLSI Design MOSFET Scaling and CMOS Latch Up
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Lecture 13: Part I: MOS Small-Signal Models
FIELD EFFECT TRANSISTOR
Deviations from the Ideal I-V Behavior
Lecture #15 OUTLINE Diode analysis and applications continued
ECE 340 Lecture 23 Current Flow in P-N diode
PN-JUNCTION.
Presentation transcript:

Pilot run – matrix measurements after first metal 5/10/2018 Pilot run – matrix measurements after first metal 7th Belle II VXD workshop and 18th International Workshop on DEPFET Detectors and Applications Rainer H. Richter and Paola Avella for the MPP/HLL team Paola Avella, MPI Munich

Outline IV measurements on matrices after metal 1 (limited results) 5/10/2018 Outline IV measurements on matrices after metal 1 (limited results) - Top side measurements metal1 lines within the matrix are not yet connected (needs metal 2) Neverthess we can already check for some defects (diode integrity, some metal shorts) - Backside measurements Matrix biasing via Punch through structure makes life much easier but should work) R.H. Richter, MPG HLL Paola Avella, MPI Munich

Top side measurements Simple method: Connecting one p + contact and the n Bulk provides information about the integrity of all diodes within the entire matrix (experience with other project) p+ guard vs Bulk Contacts are foreseen in metal 1 R.H. Richter, MPG HLL

How does it works? Matrix is not depleted from the backside ! Vguard (V-) Matrix (not connected) Vbulk (0V) Backside (not directly accessible) 75µm 5cm Vguard (V-) Vdrift= Vguard-Vpt Vdrain Early punch through at small Vbulk Measurement of a lot of small diodes in parallel Drift, drains and sources are connected via punch through with small voltage differences R.H. Richter, MPG HLL

We are sensitive to …all what happens in parallel to the diodes Vguard (V-) N+/P+ shorts Vbulk (0V) Backside (not directly accessible) 75µm 5cm Vguard (V-) Vdrift= Vguard-Vpt Vdrain Early punch through at small Vbulk Also sensitive to crystal defects generating high leakage currents ! R.H. Richter, MPG HLL

Like this: p+ drift in contact with n+ clear Lethal defect – lost chip R.H. Richter, MPG HLL

metal 1 shorts between p+ and n+ We are sensitive to … Vguard (V-) metal 1 shorts between p+ and n+ Vbulk (0V) Backside (not directly accessible) 75µm 5cm Vguard (V-) Vdrift= Vguard-Vpt Vdrain Early punch through at small Vbulk We dont‘ see problems between P+ regions (Drift, Drain, Source) since this does not affect the diode characteristics R.H. Richter, MPG HLL

After metal 1 N+ clear line P+ source line R.H. Richter, MPG HLL

Bulk vs Guard Characteristics 5/10/2018 Bulk vs Guard Characteristics All the long matrices of all the three project wafers show small values of current (≈ nA) Indication that the half ladders are in a healthy status So far 100% yield (for the testable items) R.H. Richter, MPG HLL Paola Avella, MPI Munich

Backside IV measurements (Punch through biassing) Vpunch through (V-) Matrix (not connected) Vbulk (0V) Backside (not directly accessible) 75µm 5cm R.H. Richter, MPG HLL

Punch Through Characteristic What do we expect ? 5/10/2018 Punch Through Characteristic What do we expect ? R.H. Richter, MPG HLL Paola Avella, MPI Munich

Punch Through Characteristic [I] 5/10/2018 Punch Through Characteristic [I] Vpunch through Vbulk Phase 1 Depletion expands Depletion region expanding from punchthrough contact into the bulk (small volume -> small leakage current) R.H. Richter, MPG HLL Paola Avella, MPI Munich

Punch Through Characteristic [II] 5/10/2018 Punch Through Characteristic [II] Vpunch through Vbulk Phase 2 Backside reached Interface current bulk current 2. Depletion region reaches backside R.H. Richter, MPG HLL Paola Avella, MPI Munich

Punch Through Characteristic [III] 5/10/2018 Punch Through Characteristic [III] Vpunch through Vbulk Phase 3: entire bulk gets depleted Interface current bulk current 3. Depletion region expands from the entire backside implant into the bulk R.H. Richter, MPG HLL Paola Avella, MPI Munich

Punch Through Characteristic [IV] 5/10/2018 Punch Through Characteristic [IV] Interface and surface currents Vpunch through Vbulk Phase 4: Active generation centers Interface current bulk current 4. generation states are getting activated generation current R.H. Richter, MPG HLL Paola Avella, MPI Munich

Punch Through Characteristic [V] 5/10/2018 Punch Through Characteristic [V] Interface and surface currents Vpunch through Vbulk Phase 5: Generation current saturates Interface current bulk current Nice IV curve: low leakage level Operation volt. (PT) : -55V …-65V 5. All generation states are activated generation current saturates R.H. Richter, MPG HLL Paola Avella, MPI Munich

Punch Through Characteristics all modules of wafer 35 5/10/2018 Punch Through Characteristics all modules of wafer 35 Faster measurement: -> fluctuations Not meaningful uniform characteristics  The other wafers? R.H. Richter, MPG HLL Paola Avella, MPI Munich

The other wafers … Currents on W30 and W36 are higher Uniform ‘wafer wise‘ behavior: All modules of wafer 35 are fine All modules of wafer 30 and 36 are worse Not really crucial: currents are still in a moderate range But we want to know the reason … R.H. Richter, MPG HLL

Zoom in Current onset starts with Phase 2: depletion regions R.H. Richter, MPG HLL

Punch Through Characteristics – Small matrices 5/10/2018 Punch Through Characteristics – Small matrices R.H. Richter, MPG HLL Paola Avella, MPI Munich

Layouts of PT same design but different sizes R.H. Richter, MPG HLL

Global effect concerning all modules to the entire wafer ? What is ‘global‘ to all modules on a wafer ?? the handle wafer We directly connected the handle wafer R.H. Richter, MPG HLL

Cutting Edge (Bulk) vs Handle Wafer 5/10/2018 Cutting Edge (Bulk) vs Handle Wafer The current flowing between the cutting edge contact and the handle wafer for W35 is much higher than the current measured for W30 and W36. R.H. Richter, MPG HLL Paola Avella, MPI Munich

Punch Through Characteristics [IV] 5/10/2018 Punch Through Characteristics [IV] VS Cutting Edge VS Handle Wafer R.H. Richter, MPG HLL Paola Avella, MPI Munich

Handle wafer vs Bulk (zoom in) R.H. Richter, MPG HLL

Additional measurements Not nice and rather noisy due to limited setup flexibilty in the cleanroom - Changing handle wafer potential - pos. w.r.t. bulk : no influence (up to 30V) -> no avalache - neg. w.r.t. bulk: current increase Long term meas. high current is dropping with time R.H. Richter, MPG HLL

The nature of the increased current? Handle wafer acts as backside gate Not an avalanche current (no reaction on pos. Voltages on handle wafer)  Influence of holes at the backside of the top wafer Inversion layer is connecting backside diode and cutting edge Unlikely: Handle wafer cannot become more negative than the backside p+ diode Depletion of the SIO2/Si interface (Buried oxide) The interface of the whole wafer is getting generation active R.H. Richter, MPG HLL

No significant generation current (SRH) ? in normal operation 150mm + + + + + + + + + + + + Vpunch through (V-) Vbulk (0V) good connection - - - - - - - - - - - - - - Electron accumulation layer Normal operation: handle wafer at 0V Wafer outside the module in thermal equilibrium Interface states are occupied by electrons - > very small leakage current R.H. Richter, MPG HLL

Large generation current (SRH) ? If handle wafer floats … 150mm + + + + + + + + + + + + Vpunch through (V-) Vbulk (0V) bad connection . . . . . . . .. . . . . . . . . . . ... . Electron accumulation layer disappears V- handle wafer floats to neg. potential by cap. coupling A few 100mV are enough Accumulation layer gets depleted Interface states are getting genaration active > large leakage current Very good recombination lifetime in the bulk large diffusion lenghts for holes -> the whole wafer contributes Vpunch through Vbulk Phase 3: entire bulk gets depleted Small arrays are better due to their smaller backplane (Cap.) Backside pot. follows directly Vpt R.H. Richter, MPG HLL

Summary and Conclusions Top side: Test for diode integrities on all modules were successful no shorts between Source and Clear lines found Backside: Badly connected handle wafer may cause parasitic gate effects leading to an increase of current We think that problem disappears if the wafers are diced (laser cut) laser melting will provide a reliable contact between handle wafer and bulk All modules of W35 (better connected) show nice IV with low leakage currents More and better measurements (setup) will follow … R.H. Richter, MPG HLL