LAB #3 Design of Combinational Logic “The Trip Genie”

Slides:

Advertisements

Similar presentations

1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.

Advertisements

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

FPGA Design Flow Design Circuit Simulation Implementation Programming.

1 COMP541 Combinational Logic Montek Singh Jan 16, 2007.

Switches, Pushbuttons, and LEDs Digilent Spartan 3 Board Lecture L2.1.

EE/CS 120A Lab 4 LAB 3 report due on this Friday 2:00pm.

Combinational Logic Design

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

Introduction to Digital Design Lab Project

Figure 5–1 An example of AND-OR logic. Open file F05-01 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,

Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,

Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.

Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.

ENG241/ Lab #41 ENG2410 Digital Design LAB #4 Design of Combinational Logic “The Trip Genie”

Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221G,

ENG2410 Digital Design LAB #8 LAB #8 Data Path Design.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

ENG2410 Digital Design LAB #6 LAB #6 Sequential Logic Design (Flip Flops)

ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Lab 2 : Overview Combinational System.

displayCtrlr Specification

ENG241/ Lab #11 ENG2410 Digital Design LAB #1 Introduction Combinational Logic Design.

FPGA CAD 10-MAR-2003.

ENG2410 Digital Design LAB #7 LAB #7 Sequential Logic Design “Sequence Recognizer” Using both Schematic Capture and VHDL.

ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and ISim. Using Seven-Segment Displays, Buttons, and Switches.

Lecture 1 Gunjeet kaur Dronacharya group of institutions.

LAB #5 Modular Design and Hierarchy using VHDL

Introduction to the FPGA and Labs

EET 1131 Unit 4 Programmable Logic Devices

CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN

Digital Logic Circuits

EGR 2131 Unit 4 Combinational Circuits: Analysis & Design

LAB #6 Sequential Logic Design (Flip Flops, Shift Registers)

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

Lab 2 : Overview Combinational System.

Arduino is an open-source platform for building electronics projects

Combinational Logic Design

Lab02 :Logic Gate Fundamentals:

ECE 4110–5110 Digital System Design

LAB #1 Introduction Combinational Logic Design

CR 245L Digital Design I Lab Sum of Products, 7-Segment Display,

An Introduction to Programming with C++ Fifth Edition

Digital Logic Circuits

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Figure 5. 1 An example of AND-OR logic

CSE 140L Discussion Finite State Machines.

Date of Birth Design Problem

Elec 2607 Digital Switching Circuits

ECE 448: Lab 6 Using PicoBlaze Fast Sorting Class Exercise 2.

ECE 3130 – Digital Electronics and Design

Digital Logic Circuits

Date of Birth Design Problem

Introduction to Digital System and Microprocessor Design

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

Design Example “Date of Birth Problem”

Digital Logic Circuits

Digital Logic Circuits

University of Maryland Baltimore County Department of Computer Science and Electrical Engineering CMPE 212 Laboratory (Discussion 13) Hasib Hasan

SYEN 3330 Digital Systems Chapter 6 – Part 5 SYEN 3330 Digital Systems.

Logic Design LAB 7 授課老師：伍紹勳課程助教：邱麟凱、江長庭.

Prof. Onur Mutlu ETH Zurich Spring March 2019

Circuits _____________ ______________

Digital Designs – What does it take

Lab 0: Groups and Equipment

Presentation transcript:

LAB #3 Design of Combinational Logic “The Trip Genie” ENG2410 Digital Design LAB #3 Design of Combinational Logic “The Trip Genie”

Lab Objectives Understand the design flow of digital circuits. Design a router for travelling salespeople. Enter the design using Schematic Capture Implement the router using NEXYS 3 board. Test and Debug your design and verify software simulation and hardware implementation. ENG241/ Lab #3

The Trip Genie A sales man travels between 4 cities. 6 highways connect the 4 cities. Given two cities what is the shortest path for the sales man. ENG241/ Lab #3

Implementation Use the NEXYS 3 Switch for city selection. Use the NEXYS 3 LEDs for highway indication. The sales man should select two cities by flipping the corresponding switch. The proposed path should be displayed on the LED. Write the truth table of the trip genie. Derive the combinational function for each highway. Draw a schematic capture for each function. Map your design on the NEXYS 3 FPGA Board. ENG241/ Lab #3

UCF File You will use the following assignments: NET C1 LOC = T5; // left most slide switch on the NEXYS 3 board NET C2 LOC = V8; // Next slide switch on the board NET C2 LOC = U8; // third slide switch on the board NET C3 LOC = N8; // fourth slide switch on the board NET H1 LOC = T11; // left most LED on the NEXYS 3 board NET H2 LOC = R11; // Next LED on the board NET H3 LOC = N11; // third LED on the board NET H4 LOC = M11; // fourth LED on the board NET H5 LOC = V15; // fifth LED on the board NET H6 LOC = U15; // sixth LED on the board ENG241/ Lab #3

Lab Report NO LAB REPORT REQUIRED FOR THIS LAB ENG241/ Lab #3

Academic Misconduct Reports and demos are submitted as a group, but it is a SINGLE group effort You may talk with other groups but sharing codes or reports is NOT ALLOWED ENG241/ Lab #3