Graphene Transistors for Microwave Applications and Beyond Mahesh Soni1, Satinder Kumar Sharma1, Ajay Soni2 mahesh_soni@students.iitmandi.ac.in1 1School.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

by Alexander Glavtchev
Metal Oxide Semiconductor Field Effect Transistors
I. ELECTRICAL CONDUCTION
Full –Band Particle-Based Analysis of Device Scaling For 3D Tri-gate FETs By P. Chiney Electrical and Computer Engineering Department, Illinois Institute.
Chapter 6 Field Effect Transistors 6.1 Transistor Operation 6.2 The Junction FET 6.3 The Metal-Semiconductor FET 6.4 The Metal-Insulator-Semiconductor.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
Introduction to FinFet
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET.
Carbon nanotube is a magic material. The unique structure brings it amazing characteristics. Lots of people believe that the usage of carbon nanotube will.
Special Issues on Nanodevices1 Special Topics in Nanodevices 3 rd Lecture: Nanowire MOSFETs Byung-Gook Park.
Carbon Nanotubes Related Devices and Applications
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Nano and Giga Challenges in Microelectronics Symposium and Summer School Research and Development Opportunities Cracow Sep , 2004 Afternoon 4: Carbonanotubes.
Principles of Semiconductor Devices ( 집적 회로 소자 ) Principles of Semiconductor Devices ( 집적 회로 소자 ) Hanyang University Division of Electronics & Computer.
Fatemeh (Samira) Soltani University of Victoria June 11 th
ECE 875: Electronic Devices Prof. Virginia Ayres Electrical & Computer Engineering Michigan State University
MOS Transistor Theory The MOS transistor is a majority carrier device having the current in the conducting channel being controlled by the voltage applied.
MOS Capacitor Lecture #5. Transistor Voltage controlled switch or amplifier : control the output by the input to achieve switch or amplifier Two types.
Photocurrent measurement in thin-film single-walled carbon nanotube field- effect transistors WEERAPAD DUMNERNPANICH FACULTY OF SCIENCE DEPARTMENT OF PHYSICS.
UNIT II : BASIC ELECTRICAL PROPERTIES
J-FET (Junction Field Effect Transistor)
Chapter 6 The Field Effect Transistor
Transistors Student Lecture by: Giangiacomo Groppi Joel Cassell
Quantum transport in GFET for a graphene monolayer
A Seminar presentation on
Graphene Based Transistors-Theory and Operation; Development State
Semiconductor Device Modeling
MoS2 RF Transistor Suki Zhang 02/15/17.
MOS Field-Effect Transistors (MOSFETs)
Floating-Gate Devices / Circuits
DMT 241 – Introduction to IC Layout
Metal Semiconductor Field Effect Transistors
Revision CHAPTER 6.
Field-effect transistors (FETs)
VLSI design Short channel Effects in Deep Submicron CMOS
by Alexander Glavtchev
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling
Intro to Semiconductors and p-n junction devices
Device Structure & Simulation
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
Nanowire Gate-All-Around (GAA) FETs
Lecture 22 OUTLINE The MOSFET (cont’d) Velocity saturation
Lecture 19 OUTLINE The MOSFET: Structure and operation
“Transistors”.
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
Digital Integrated Circuits 10: Short-Channel MOSFETs
Optional Reading: Pierret 4; Hu 3
Sung June Kim Chapter 19. MODERN FET STRUCTURES Sung June Kim
Short channel effects Zewei Ding.
Carbon Nanotube Diode Design
FIELD EFFECT TRANSISTOR
EMT 182 Analog Electronics I
Semiconductor devices and physics
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling
Lecture 22 OUTLINE The MOSFET (cont’d) Velocity saturation
Lecture #15 OUTLINE Diode analysis and applications continued
Lecture 4: Nonideal Transistor Theory
Lecture 4: Nonideal Transistor Theory
Fig. 3 Electrical characterization and TCAD simulations of 1D2D-FET.
Semiconductor Physics
Solid State Electronics ECE-1109
Presentation transcript:

Graphene Transistors for Microwave Applications and Beyond Mahesh Soni1, Satinder Kumar Sharma1, Ajay Soni2 mahesh_soni@students.iitmandi.ac.in1 1School of Computing and Electrical Engineering, Indian Institute of Technology-(IIT), Mandi, H.P, 175001, India 2 School of Basic Sciences, Indian Institute of Technology–(IIT), Mandi, H.P, 175001, India ABSTRACT Gr-FET: MODELING Graphene (Gr) based dual (top and back) gated depletion mode n-type field effect transistor (Gr-FET) exhibiting unipolar current characteristics is extensively simulated using High-k HfO2 as gate dielectric. The model describes the functionality of the transistor for electron conduction in Gr channel, taking into account the effects of longitudinal and lateral electric field for charge carrier control. Excellent transport properties and the potential to modify the carrier concentration using electrical coupling enables Gr to be used as a most promising material to meet the demands of power optimal, high performance nano electronic regime microwave devices. A dual gate model of n-Gr-FET with Al/HfO2(~15 nm)/Gr(~5 nm)/SiO2 (~300 nm)/(highly doped) p-Si is presented. Simulation results resembles :- Control of charge carriers in Gr channel. Unipolar current saturation. Increase in Ids for higher values of Vgs. Excellent transport properties enabling its use in high frequency applications. DEVICE SCALING & PRESENT TECHOLOGY CHALLENGES EVOLUTION Materials & Challenges Silicon (Si) Short Channel Effects (SCE). Drain Induced Barrier Lowering (DIBL). Increased Power consumption. Not feasible to scale beyond 11 nm. Nano-wires FET (NWFET) Prone to changes in temperature. Control over the dimension of nano-wire. Accuracy to position it on the substrate. Carbon Nanotube FET (CNFET) Chirality Control (band gap related). Orientation in specific direction. Individual assemblies of CNT. Figure 4. Forward bias characteristics of n-Gr-FET for Vback=40V(BLACK), 20V(RED), 5V(BLUE) at Vgs (a) 0V (b) 2V (c) 10V CONCLUSIONS Figure 1. Device Scaling History & Future Projection [1] MOTIVATION Proposed model for n-Gr-FET exhibits unipolar current characteristics. Owing to excellent transport properties and current saturating behavior enables the n-Gr-FET structure to be a potentially used for analog devices operating in microwave region. Graphene (Gr) is possibly a potential break-though aspirant to meet the nanoelectronics scaling challenges over the CNT, NWFET and has attracted significant attention from the scientific community recently. International Technology Roadmap for Semiconductors (ITRS) 2009 proposes Gr to be one of the most potential candidate beyond 11 nm to replace Si technology due to transport properties [2] like:- Higher Fermi velocities ( ~108 cm/s) almost 10 times higher than Si. High carrier mobilities (~105 cm2/V-s). Ballistic transport of electrons and holes. Challenges Gr has zero band gap. Gr devices has low Ion/Ioff ratio. Ambipolar Characteristics. Zero/Negative transconductance(gm). Figure 5. Cut off frequency (fT) variation with gate length (L) for Gr-FET POSSIBLE GRAPHENE APPLICATIONS Figure 6. General Gr Applications [8] Figure 7. Gr Applications for micro wave region REFERENCES 1) G.E.Moore. Electronics, 1965, 38. 2)The International Technology Roadmap for Semiconductors http://www.itrs.net/ Links/2009ITRS/Home2009.htm (Semiconductor Industry Association, 2009). 3) F. Schedin, A. K. Geim, S. V. Morozov, E. W. Hill, P. Blake, M. I. Katsnelson, K. S. Novoselov. Nat. Mater. 2007, 6:652. 4) F. Schwierz. Nature Nanotechnology. 2010, 5:487 5) A. K. Geim, K. S. Novoselov. Nat. Matter. 2005, 6 :183. 6)A. H. C. Neto, F. Guinea, N. M. R. Peres, K. S. Novoselov, A. K. Geim. Rev. Mod. Phys. 2009, 81 :109. 7) I.Meric, M. Y. Han, A. F. Young, B. Ozyilmaz, P. Kim, K. L. Shepard. Nat Nano. 2008, 3:654. 8) Comprehensive Report on Global Graphene Market http://www.megagraphite.com/graphene Figure 2. Cross-sectional view of n-type dual gated depletion mode Gr-FET Figure 3. Ids as a function of Vds for n-type top gated Gr-FET (as in [4])