Carbon Nanotube FETs (CNFETs): Highly Energy-Efficient Sub-10 nm VLSI

Slides:



Advertisements
Similar presentations
1 Copyright © 2012 Oracle and/or its affiliates. All rights reserved. Convergence of HPC, Databases, and Analytics Tirthankar Lahiri Senior Director, Oracle.
Advertisements

A Novel 3D Layer-Multiplexed On-Chip Network
CHEP 2012 Computing in High Energy and Nuclear Physics Forrest Norrod Vice President and General Manager, Servers.
A PPROACHES /T OOLS : Theory of condensed matter and devices: Electronic structure, quantum and semiclassical transport, scattering and interactions, environmental.
Buckypaper is a thin sheet made out of carbon nanotubes, the nanotubes are about 50,000 times smaller than a human hair.
System Unit By Sam Gibbs. System Unit The main part of a personal computer Includes a chassis, microprocessor, main memory, bus, and ports Does not include.
Future Computers CSCI 107, Spring When Moore’s law runs out of room When transistors become only tens of atoms thick –Quantum mechanics applies.
Processors Menu  INTEL Core™ i Processor INTEL Core™ i Processor  INTEL Core i Processor INTEL Core i Processor  AMD A K.

 Nanotechnology  Fundamentals  Semiconductor electronics & Nanoelectronics  Milestones in nanohistory  Approaches to Nanoelectronics.
Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.
INAC The NASA Institute for Nanoelectronics and Computing Purdue University Circuit Modeling of Carbon Nanotubes and Their Performance Estimation in VLSI.
Effects of Variation on Emerging Devices for Use in SRAM
Comp-TIA Standards.  AMD- (Advanced Micro Devices) An American multinational semiconductor company that develops computer processors and related technologies.
1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.
O BJECTS IN THE REAL WORLD VERSUS O BJECTS IN THE NANO WORLD Done by: Reynold 3P3 (19)
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
Lecture 03: Fundamentals of Computer Design - Trends and Performance Kai Bu
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
CSE 691: Energy-Efficient Computing Lecture 7 SMARTS: custom-made systems Anshul Gandhi 1307, CS building
The University of Adelaide, School of Computer Science
MS108 Computer System I Lecture 2 Metrics Prof. Xiaoyao Liang 2014/2/28 1.
Prospects for High-Aspect-Ratio FinFETs in Low-Power Logic Mark Rodwell, Doron Elias University of California, Santa Barbara 3rd Berkeley Symposium on.
Computational Sprinting on a Real System: Preliminary Results Arun Raghavan *, Marios Papaefthymiou +, Kevin P. Pipe +#, Thomas F. Wenisch +, Milo M. K.
Chap 1 Introduction. What is OS? OS is a program that interfaces users and computer hardware. Purpose: Provides an environment for users to execute programs.
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
Nanoscience and ICT. What do the Apollo mission spacecraft to the moon and a washing machine have in common? Same amount of computing power! Technology.
EE141 © Digital Integrated Circuits 2nd Devices 1 Lecture 6. CMOS Device (cont) ECE 407/507.
Performance Predictions for Carbon Nanotube Field-Effect Transistors
Jeopardy Data System Unit CPU Performance Challenge! Q $100 Q $200 Q $300 Q $400 Q $500 Q $100 Q $200 Q $300 Q $400 Q $500 Final Jeopardy.
Computer Organization Yasser F. O. Mohammad 1. 2 Lecture 1: Introduction Today’s topics:  Why computer organization is important  Logistics  Modern.
Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.
1. What is it?3. Where does it come from? 2. Why do we use it? 4. How does it work? 6. How does it change us? 5. How does it change? 7. How do we change.
DISSEMINATION ACTIONS Dissemination actions Catness’12 (4 presentations) Mixdes Special session (5 papers) IOLTS 2012 Special session Invited conference,
PASTA 2010 CPU, Disk in 2010 and beyond m. michelotto.
M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.
MAHARANA PRATAP COLLEGE OF TECHNOLOGY SEMINAR ON- COMPUTER PROCESSOR SUBJECT CODE: CS-307 Branch-CSE Sem- 3 rd SUBMITTED TO SUBMITTED BY.
Computer systems Quiz. The CPU What does CPU stand for?(1) Which 3 step cycle does the CPU follow?(1) In order to run, name 3 things that the CPU needs?(3)
Modern Processors.  Desktop processors  Notebook processors  Server and workstation processors  Embedded and communications processors  Internet.
Recent Research in Sensate Media
Tunnel FETs Peng Wu Mar 30, 2017.
Lynn Choi School of Electrical Engineering
A Seminar presentation on
Anshul Gandhi 347, CS building
ECE Department, University of California, Davis
Lecture 1: CS/ECE 3810 Introduction
Inc. 32 nm fabrication process and Intel SpeedStep.
Low Write-Energy STT-MRAMs using FinFET-based Access Transistors
Basics of Energy & Power Dissipation
TECHNOLOGY TRENDS.
NOCs: Past, Present and Future
Temperature aware architecture of 14nm Broadwell chip-sets
Energy Efficient Computing in Nanoscale CMOS
7-2: Electric Current.
Lecture 1: CS/ECE 3810 Introduction
Lecture 2: Performance Today’s topics: Technology wrap-up
Jijie Huang and Haiyan Wang, Purdue University
Chapter 10: IC Technology
Overview of VLSI 魏凱城 彰化師範大學資工系.
Ge nMOSFET and pMOSFET Pai-Ying Liao (Wed.)
3.1 Introduction to CPU Central processing unit etched on silicon chip called microprocessor Contain tens of millions of tiny transistors Key components:
Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012.
Nano-Electromechanical Random Access Memory (NEMRAM)
Chapter 10: IC Technology
Energy-Efficient Storage Systems
Energy Efficient Power Distribution on Many-Core SoC
The University of Adelaide, School of Computer Science
Objectives Describe how common characteristics of CPUs affect their performance: clock speed, cache size, number of cores Explain the purpose and give.
Chapter 10: IC Technology
Course Code 114 Introduction to Computer Science
Presentation transcript:

Carbon Nanotube FETs (CNFETs): Highly Energy-Efficient Sub-10 nm VLSI VLSI circuit benefits 9X energy efficiency vs. FinFET Processor cores (wires included) 3-D NanoSystem benefits 1,000X energy efficiency vs. 2-D systems Naturally-enabled by CNFETs FinFET 3D Resistive RAM Massive storage thermal nanowire 1D CNFET, 2D FET Compute, RAM access CNFET STT-MRAM Quick access energy/cycle (nJ) 9X benefit ultra-dense, fine-grained vias: No TSV 7 nm node: OpenSparc T2 1D CNFET, 2D FET Compute, Power, Clock clock frequency (GHz) silicon-compatible in collaboration with IMEC 1 NEEDS Annual Review: May 8-9, 2017