COMP541 Transistors and all that… a brief overview

Slides:



Advertisements
Similar presentations
CSET 4650 Field Programmable Logic Devices
Advertisements

COMP541 Transistors and all that… a brief overview
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
1 CS 140L Lecture 1 CK Cheng CSE Dept. UC San Diego Copyright © 2007 Elsevier.
1 CS 140L Lecture 1 CK Cheng CSE Dept. UC San Diego.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
CSET 4650 Field Programmable Logic Devices
Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):
1 Integrated Circuits Basics Titov Alexander 25 October 2014.
Lecture 2. Logic Gates Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
Digital Logic. 4 Why is 32-bit or 64-bit significant in terms of speed, efficiency? 4 Difference between OR and XOR 4 What is a mux for? PLA 4 Two kinds.
Class 02 DICCD Transistors: Silicon Transistors are built out of silicon, a semiconductor Pure silicon is a poor conductor (no free charges) Doped.
Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.
Computer Organization and Design Transistors and all that… a brief overview Montek Singh Oct 12, 2015 Lecture 9 1.
Lecture 8 Transistors Topics Review: Combinational Circuits Decoders Multiplexers Breadboards, LEDs Components on integrated circuit (ICs) Transistors.
CMOS Logic.  The CMOS Logic uses a combination of p-type and n-type Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) to implement logic gates.
 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.
Introduction to CMOS Transistor and Transistor Fundamental
Computer Organization and Design Transistors and all that… a brief overview Montek Singh Mar 21, 2016 Lecture 9 1.
Introduction to CMOS VLSI Design Lecture 0: Introduction.
Lecture 08: Pass Transistor Logic
Chapter 1 Digital Design and Computer Architecture: ARM® Edition
COMP541 Transistors and all that… a brief overview
CHAPTER 4: MOS AND CMOS IC DESIGN
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Instructor:Po-Yu Kuo 教師:郭柏佑
THE CMOS INVERTER.
Engr. Noshina Shamir UET, Taxila
IV UNIT : GATE LEVEL DESIGN
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network
STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN
VLSI System Design Lecture: 1.3 COMS LOGICs
Instructor:Po-Yu Kuo 教師:郭柏佑
Chapter 1 Digital Design and Computer Architecture, 2nd Edition
EI205 Lecture 15 Dianguang Ma Fall 2008.
Montek Singh Oct 25, 2017 Lecture 9
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
ENG2410 Digital Design “CMOS Technology”
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Ratioed Logic.
Lecture 10: Circuit Families
COMBINATIONAL LOGIC.
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
332:479 Concepts in VLSI Design Lecture 24 Power Estimation
Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.
MOSFET POWERPOINT PRESENTATION BY:- POONAM SHARMA LECTURER ELECTRICAL
CMOS Combinational Gate
Prof. Hsien-Hsin Sean Lee
CSET 4650 Field Programmable Logic Devices
Instructor:Po-Yu Kuo 教師:郭柏佑
CMOS Combinational Gate
COMBINATIONAL LOGIC DESIGN
Day 3: September 4, 2013 Gates from Transistors
EENG447 Digital IC Design Dr. Gürtaç Yemişcioğlu.
Combinational Circuit Design
MOS Transistors CMOS Inverter and Logic Families
Lecture 7: Power.
CMOS Combinational Gate
Power and Heat Power Power dissipation in CMOS logic arises from the following sources: Dynamic power due to switching current from charging and discharging.
ECE 352 Digital System Fundamentals
Lecture 7: Power.
Lecture 10: Circuit Families
Reading: Hambley Ch. 7; Rabaey et al. Secs. 5.2, 5.5, 6.2.1
COMP541 Transistors and all that… a brief overview
Logic Gates AIM: To know the different types of logic gate
Lecture 1: Logic Gates & Analog Behavior of Digital Systems
Presentation transcript:

COMP541 Transistors and all that… a brief overview Montek Singh Sep 14, 2016

Transistors as switches At an abstract level, transistors are merely switches 3-ported voltage-controlled switch n-type: conduct when control input is 1 p-type: conduct when control input is 0

Silicon as a semiconductor Transistors are built from silicon Pure Si itself does not conduct well Impurities are added to make it conducting As provides free electrons  n-type B provides free “holes”  p-type Figure 1.26 Silicon lattice and dopant atoms

MOS Transistors MOS = Metal-oxide semiconductor 3 terminals gate: the voltage here controls whether current flows source and drain: are what the current flows between structurally, source and drain are the same Figure 1.29 nMOS and pMOS transistors

nMOS Transistors Gate = 0 Gate = 1 OFF = disconnect ON= connect no current flows between source & drain Gate = 1 ON= connect current can flow between source & drain positive gate voltage draws in electrons to form a channel Figure 1.30 nMOS transistor operation

pMOS Transistors Just the opposite Summary: Gate = 1  disconnect Gate = 0  connect Summary:

CMOS Topologies There is actually more to it than connect/disconnect nMOS: pass good 0’s, but bad 1’s so connect source to GND pMOS: pass good 1’s, but bad 0’s so connect source to VDD Typically use them in complementary fashion: nMOS network at bottom pulls output value down to 0 pMOS network at top pulls output value up to 1 only one of the two networks must conduct at a time! or smoke may be produced if neither network conducts  output will be floating

Inverter A P1 N1 Y ON OFF 1

NAND A B P1 P2 N1 N2 Y ON OFF 1

3-input NOR Gate?

2-input AND Gate?

Transmission Gates Transmission gate is a switch: nMOS pass 1’s poorly pMOS pass 0’s poorly Transmission gate is a better switch passes both 0 and 1 well When EN = 1, the switch is ON: A is connected to B When EN = 0, the switch is OFF: A is not connected to B IMPORTANT: Transmission gates are not drivers will NOT remove input noise to produce clean(er) output simply connect A and B together (current could even flow backward!) use very carefully!

Logic using Transmission Gates Typically combine two (or more) transmission gates Together form an actual logic gate whose output is always driven 0 or 1 Exactly one transmission gate drives the output; all remaining transmission gates float their outputs Example: XOR when C = 0, TG0 conducts F = A when C = 1, TG1 conducts F = A’ therefore: F = A xor C TG0 TG1

Tristate buffer and tristate inverter When enabled: sends input to output When disabled: output is floating (‘Z’) Implementation: Tristate buffer using only a pass gate If on: output  input If off: output is floating Tristate inverter Top half and bottom half are not fully complementary Either both conduct: output  NOT(input) will act as a driver! Or both off: output is floating

Power and Energy Consumption

Power Consumption Power = Energy consumed per unit time Dynamic power consumption Static power consumption

Dynamic Power Consumption Energy consumed due to switching activity: All wires and transistor gates have capacitance Energy required to charge a capacitance, C, to VDD is CVDD2 Circuit running at frequency f: transistors switch (from 1 to 0 or vice versa) at that frequency Capacitor is charged f/2 times per second (discharging from 1 to 0 is free) Pdynamic = ½CVDD2f

Static Power Consumption Power consumed when no gates are switching Caused by the quiescent supply current, IDD (also called the leakage current) Pstatic = IDDVDD

Power Consumption Example Estimate the power consumption of a wireless handheld computer VDD = 1.2 V C = 20 nF f = 1 GHz IDD = 20 mA P = ½CVDD2f + IDDVDD = ½(20 nF)(1.2 V)2(1 GHz) + (20 mA)(1.2 V) = 14.4 W + 24 mW = 14.424 W