ALICE INDUSTRIAL AWARD for its collaboration to the ALTRO Chip

Slides:



Advertisements
Similar presentations
HIPPO, a Flexible Front-End Signal Processor for High-Speed Image Sensor Readout Carl Grace, Dario Gnani, Jean-Pierre Walder, and Bob Zheng June 10, 2011.
Advertisements

1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.
Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC
Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.
1 Luciano Musa CERN participation to EUDET for TPC electronics CERN, 31 August 2006 Outline Part I – Development of the readout electronics for the LPTPC.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
HEP2005, Lisboa July 05 Roberto Campagnolo - CERN 1 HEP2005 International Europhysics Conference on High Energy Physics ( Lisboa-Portugal,
ACTAR Nov 05 Lolly Pollacco CEA Saclay Front End Electronics for ACTAR.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
1 ALICE T0 detector W.H.Trzaska (on behalf of T0 Group) LHCC Comprehensive Review, March 2003.
S.Vereschagin, Yu.Zanevsky, F.Levchanovskiy S.Chernenko, G.Cheremukhina, S.Zaporozhets, A.Averyanov R&D FOR TPC MPD/NICA READOUT ELECTRONICS Varna, 2013.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
Background Physicist in Particle Physics. Data Acquisition and Triggering systems. Specialising in Embedded and Real-Time Software. Since 2000 Project.
L.ROYER – TWEPP Oxford – Sept The chip Signal processing for High Granularity Calorimeter (Si-W ILC) L.Royer, J.Bonnard, S.Manen, X.Soumpholphakdy.
Advanced Semiconductor Technologies for SLHC A. Marchioro / PH-ESE.
ENQ Semiconductor Inc. Delivering on the promise of /ZigBee Open House June 3, 2003.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)
BI day /12/00 1 PIPOS Project (TT2 & TT10) (Beam performances) G. Vismara  Present situation  Proposals  Beam parameters  Technical solution.
STMicroelectronics « Trends in high speed, low power Analog to Digital converters »  Laurent Dugoujon  Data-Converters Design Mgr.
1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
ASIC Activities for the PANDA GSI Peter Wieczorek.
ILD/ECAL MEETING 2014, 東京大学, JAPAN
TPC electronics Status, Plans, Needs Marcus Larwill April
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
K.Wyllie, CERNIWORID 2004 Readout of the LHCb pixel hybrid photon detectors Ken Wyllie on behalf of the LHCb collaboration and industrial partners The.
The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 – 17 September 2004, BOSTON, USA Carmen González Gutierrez.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
Custom ICs for Radiation Detection & Imaging
SKIROC status Calice meeting – Kobe – 10/05/2007.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
Transient Waveform Recording Utilizing TARGET7 ASIC
Digital Receivers for Radio Astronomy
FEE for TPC MPD__NICA JINR
A General Purpose Charge Readout Chip for TPC Applications
Charge sensitive amplifier
Resolution Studies of the CMS ECAL in the 2003 Test Beam
SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING
Overview of the project
Hugo França-Santos - CERN
WP microelectronics and interconnections
A Readout Electronics System for GEM Detectors
NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY
Ultra-Low-Voltage UWB Baseband Processor
Front-end electronic system for large area photomultipliers readout
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
Status of n-XYTER read-out chain at GSI
Commissioning of the ALICE-PHOS trigger
Signal processing for High Granularity Calorimeter
DIGITAL ELECTRONICS, MICROPROCESSORS, AND COMPUTERS
ASPID (Application of Silicon Photomultipliers to Imaging Detectors)
Readout Electronics for Pixel Sensors
1.Introduction to Advanced Digital Design (14 marks)
SALTRO16 activities in Lund
Unit -4 Introduction to Embedded Systems Tuesday.
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Presentation transcript:

ALICE INDUSTRIAL AWARD for its collaboration to the ALTRO Chip to STMicroelectronics for its collaboration to the ALTRO Chip ALTRO, one of the world’s most advanced Data Acquisition System-on-Chip for the ALICE Experiment The ALICE Experiment involves high energy collisions between various types of heavy ions. In order to study the tens of thousands of resulting particles created by a single collision, the ALICE Collaboration is building a sophisticated detector (the Time Projection Chamber, or TPC) containing nearly 600,000 tiny sensors, each capable of responding to the presence of an individual electron. The signal from each of these sensors must be amplified, converted to digital format, and pre-processed by the front-end electronics, which is located deep underground on the Time Projection Chamber. About STMicroelectronics STMicroelectronics, the world’s third largest semiconductor company, is a global leader in developing and delivering semiconductor solutions across the spectrum of microelectronics applications. An unrivalled combination of silicon and system expertise, manufacturing strength, Intellectual Property (IP) portfolio and strategic partners positions the company at the forefront of System-on-Chip (SoC) technology and its produtucts play a key role anabling today’s convergence market. STMicroelectronics has made available to the ALICE Collaboration one of its most advanced circuits (TSA1001). This circuit was integrated into the ALTRO chip designed by the CERN PH-ED group. About 50,000 ALTRO chips have been produced in site of Crolles (France) with the 250nm CMOS process. One of the most critical challenges in designing the TPC was to minimize the size and power consumption of the front-end electronics beyond the present capability of the integrated circuits (ICs) commercially available. This challenge motivated the development of an dedicated IC (Aplication Specific Integrated Circtuis, or ASIC) that embeds in a single chip the circuits to digitise, process, compress and store the information of a high number of channels. ALTRO CHIP Production site in Crolles (France) The result is ALTRO (ALice Tpc Read Out) chip, which integrates in a single chip 16 low-power Analogue-to-Digital Converters (ADC) plus more than 6 millions transistors of digital processing circtuitry and around 800 kbits of data memory. The ALTRO chip In one single chip, the analogue signals from 16 channels are digitised, processed, compressed and stored in a multi-acquisition memory. The Result of 4 Years of Development 4cards 16 ch 135 mm 1998 CHANNELS / CHIP: 1 POWER / CH: 120mW PRICE / CH: 50CHF Integrated ADCs 20 mm 4 PQFP 100 8 SSOP 28 24 mm 1999 CHANNELS / CHIP: 4 POWER / CH: 80mW PRICE / CH: 8CHF 2001 CHANNELS / CHIP: 1 POWER / CH: 16mW PRICE / CH: 5CHF ALTRO has been developed in three steps: 1) the first implementation was entirely based on commercial components (1998); 2) in 1999 the first attempt to miniaturize the circuit was done developing a 4-channel ALTRO, but still with external ADCs; 3) the design and the prototype of the final version of the ALTRO chip were accomplished in 2001. The Analogue-to-Digital converters embedded in the chip have a 10-bit dynamic range and a maximum sampling rate of 40MHz. ALTRO ARCHITECTURE After digitisation, a pipelined Data Processor is able to remove from the input signal a wide range of perturbations, related to the non-ideal behaviour of the detector, temperature variation of the electronics, environmental noise, etc. The signal is then compressed by removing all data below a programmable threshold, except for a specified number of pre- and post-samples around each peak. The ALTRO Design Team (CERN – PH / ED) From left to right: Luciano Musa (Project Leader), Antonio Jimenez, Raul Esteve and Bernardo Mota ALTRO CHIP LAYOUT Eventually data is stored in a multi-acquisition memory that has a readout bandwidth of 300Mbyte/sec. The chip, is implemented in a 0.25mm CMOS technology, has an area of 64mm2 and a power consumption of 320mW. On 19 June 2002, the ALICE Collaboration assigned the first industrial award to ST Microelectronics for the excellent collaboration in the design and production of the ALTRO chip. STMicroelectronics made available to the ALICE collaboration the design of one of its most advanced circuits (TSA1001). This was integrated into the ALTRO chip designed by the CERN PH-ED group.