Interconnect and Packaging Chapter 1: Spectrum and Resonance (digital vs. analog) Chung-Kuan Cheng UC San Diego.

Slides:

Advertisements

Similar presentations

Exploring 3D Power Distribution Network Physics

Advertisements

Cost-Effective Pipeline FFT/IFFT VLSI Architecture for DVB-H System Present by: Yuan-Chu Yu Chin-Teng Lin and Yuan-Chu Yu Department of Electrical and.

10/4-6/05ELEC / Lecture 111 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.

Design Technology Center National Tsing Hua University IC-SOC Design Driver Highlights Cheng-Wen Wu.

Analog Filter Design Dr. Rolf Schaumann A section of picture #4. The central part of this photo (between the middle two white bonding pads) contains the.

Fall 2006, Oct. 31, Nov. 2 ELEC / Lecture 10 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:

6/17/2015Spectral Testing1 Spectral Testing of Digital Circuits An Embedded Tutorial Vishwani D. Agrawal Agere Systems Murray Hill, NJ 07974, USA

Digital Circuit Simulations Deborah Barnett, Tidehaven High School Tidehaven ISD Dr. Peng Li, Assistant Professor (faculty mentor) Department of Electrical.

1 Interconnect and Packaging Lecture 7: Distortionless Communication Chung-Kuan Cheng UC San Diego.

Fall 2006, Nov. 30 ELEC / Lecture 12 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Test Power Vishwani D.

Fall 2006, Nov. 28 ELEC / Lecture 11 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis: High-Level.

10/13/05ELEC / Lecture 131 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Design Automation for VLSI, MS-SOCs & Nanotechnologies Dr. Malgorzata Chrzanowska-Jeske Mixed-Signal System-on-Chip (supported.

10/11/05ELEC / Lecture 121 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/29/05ELEC / Lecture 101 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Fall 2006, Oct. 17 ELEC / Lecture 9 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis: Logic Level.

11/17/04VLSI Design & Test Seminar: Spectral Testing 1 Spectral Testing Vishwani D. Agrawal James J. Danaher Professor Dept. of Electrical and Computer.

CS 140L Lecture 7 Transformation between Mealy and Moore Machines Professor CK Cheng CSE Dept. UC San Diego.

DSP Group, EE, Caltech, Pasadena CA IIR Ultra-Wideband Pulse Shaper Design Chun-yang Chen and P.P. Vaidyananthan California Institute of Technology.

1 CSE 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.

CSE 291 High Performance Interconnect Fall 2012 University of California, San Diego Course Information Instructor CK Cheng,

Power Network Distribution Chung-Kuan Cheng CSE Dept. University of California, San Diego.

Graduate Category: Engineering and Technology Degree Level: Ph.D. Abstract ID# 122 On-Chip Spectral Analysis for Built-In Testing and Digital Calibration.

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

Research in IC Packaging Electrical and Physical Perspectives

Kuang-Yu,Li 2013 IEE5011 –Autumn 2013 Memory Systems Duty Cycle Correctors (DCC) In GDDR5 SDRAM Kuang-Yu, Li Department of Electronics Engineering National.

IC MPPT Technique The incremental conductance method is developed under the fact of slope of the PV array power curve is zero at the MPP IC MPPT Algorithm.

1 EENG 2710 Chapter 0 Introduction. 2 Chapter 0 Homework None.

Area: VLSI Signal Processing.

Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu.

Power Network Distribution Chung-Kuan Cheng CSE Dept. University of California, San Diego.

Distributed Computation: Circuit Simulation CK Cheng UC San Diego

ECEN 679 Project 1 Topic 22: Fault Location Using Synchronized Phasors Po-Chen Chen Instructor: Dr. M. Kezunovic Mar. 3, 2014.

1 ECE 313 n Microelectronic Circuits –4th edition n Sedra & Smith.

Power Integrity Test and Verification CK Cheng UC San Diego 1.

EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.

Surfliner: Distortion-less Electrical Signaling for Speed of Light On- chip Communication Hongyu Chen, Rui Shi, Chung-Kuan Cheng Computer Science and Engineering.

NTU Confidential Introduction to the Applications of Asynchronous Circuits Presenter: Po-Chun Hsieh Advisor:Tzi-Dar Chiueh Date: 2003/09/22.

Power Problems in VLSI Circuit Testing Keynote Talk Vishwani D. Agrawal James J. Danaher Professor Electrical and Computer Engineering Auburn University,

1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

ELEC Digital Logic Circuits Fall 2014 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

NCTU, CS VLSI Information Processing Research Lab 研究生 : ABSTRACT Introduction NEW Recursive DFT/IDFT architecture Low computation cycle  1/2: Chebyshev.

Piero Belforte 2010 : WE WERE PIONEERS, EARLY APPLICATIONS OF DIGITAL WAVE SIMULATORS (CSELT,YEARS 70s)

EE 201C Homework 1 Zhuo Jia

Static Timing Analysis and Gate Sizing Optimization

VLSI Testing Lecture 5: Logic Simulation

VLSI Testing Lecture 5: Logic Simulation

Scientific Contributions

A DCO Compiler for All-Digital PLL Design

A 3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused Technique Microwave and Wireless Components Letters, IEEE Volume 17, Issue.

The Role of Light in High Speed Digital Design

Research on Interconnect

VLSI Testing Lecture 12: Alternate Test

Interconnect Dominated Design and Analysis

Static Timing Analysis and Gate Sizing Optimization

Chung-Kuan Cheng Position:

Linglong Dai, Jintao Wang, Zhaocheng Wang and Jun Wang

Lossy Transmission Lines

Multiport, Multichannel Transmission Line: Modeling and Synthesis

C Model Sim (Fixed-Point) -A New Approach to Pipeline FFT Processor

Xiou Ge Motivation PDN Simulation in LIM Real Example Results

The University of Texas at Austin

EE 201C Homework 1 Zhuo Jia

EE 201C Homework 1 Fang Gong

EE 201C Homework 1 Fang Gong

A Low-Power Analog Bus for On-Chip Digital Communication

EE 201C Homework 1 Fang Gong

EE 201C Homework 1 Fang Gong

Presentation transcript:

Interconnect and Packaging Chapter 1: Spectrum and Resonance (digital vs. analog) Chung-Kuan Cheng UC San Diego

Digital Input Spectrum Power spectral density of digital inputs

Digital Input Spectrum Power spectral density of digital inputs Clock Rate = 1/T Transition Time t10-90%≤T Nulls appear at multiples of the clock rate -20db/decade slope up to kneed frequency which is fknee ≡ 0.5/t10-90%

Resonance

Resonance

Resonance

Resonance + Digital Input

Resonance + Digital Input

Resonance + Digital Input

Resonance + Digital Input Suppose that step responses of the rise transition and the fall transition are different. How do we modify the algorithm? Suppose that step responses are different due to history of transition up to m units of time.

References B. K. Casper, M. Haycock, and R. Mooney, “An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes,” in IEEE Symp. VLSI Circuits, Jun. 2002, pp. 54-57. R. Shi, W. Yu, Y. Zhu, E. S. Kuh, and C. K. Cheng, “Efficient and accurate eye diagram prediction for high speed signaling,” in Proc. IEEE Int. Conf. Computer Aided Design, San Jose, CA, Nov 2008, pp. 655-661. J. Ren and D. Oh, “Multiple edge responses for fast and accurate system simulations,” IEEE Trans. Adv. Packag., vol.31, no. 4, pp. 741-748, Nov. 2008. C.C. Chou, T.L. Wu, and C.K. Cheng, "Eye Prediction of Digital Driver with Power Distribution Network Noise“ to appear in IEEE Electrical Performance of Electronic Packaing and Systems, 2012.