Dr. Clincy Professor of CS

Slides:



Advertisements
Similar presentations
CDA 3100 Recitation Week 10.
Advertisements

Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
n-bit comparator using 1-bit comparator
Any logic circuits can be transformed to an implementation where only NAND gates (and inverters) are used. The general approach to finding a NAND-gate.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Elementary Digital Logic Apps O/S Arch  Arch Logic Digital Analog.
A little bit of exercise.. ;). Exercise Given to you are some binary to decimal examples : Given to you are some binary to decimal examples : Tens Units.
Course contents Chapter 1 - section 1.6 Chapter 2 - all sections Chapter – 4.7, and 4.12 Chapter , Chapter 6 - all sections.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Shift Registers pp Shift Registers Capability to shift bits ♦ In one or both directions Why? ♦ Part of standard CPU instruction set ♦ Cheap.
CS 151  What does the full truth table look like? InputsOutputs D3D3 D2D2 D1D1 D0D0 A1A1 A0A0 V 0000XX
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Magnitude Comparator Dr. Ahmed Telba.
Designing Combinational Logic Circuits
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Dual Sparkle Circuit Green connections are wires – they can be any colour. Make sure all + and - connections match up. Make sure the larger battery terminal.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
S3 INNOVATION ELECTRONICS. LESSON TITLE: ELECTRONICS Learning Intention: To understand when to use different types of logic gates Activity: Building own.
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
3.13 How many output lines will a five-input decoder have?
Building Blocks CS 1308 Computer Literacy and the Internet.
Dr. ClincyLecture Slide 1 CS Chapter 3 (3A and ) Part 2 of 8 Dr. Clincy Professor of CS.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
CS 3501 Final Project Instructions
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
CS Chapter 3 (3A and ) Part 1 of 8
ECE 4110–5110 Digital System Design
EKT 124 MUX AND DEMUX.
Lab02 :Logic Gate Fundamentals:
Multiplexers and Demultiplexers,
Combinational Circuit Design
CS Chapter 3 (3A and ) Part 1 of 8
Dr. Clincy Professor of CS
Digital Fundamentals Floyd Chapter 6 Tenth Edition
CS Chapter 3 (3A and ) – Part 4 of 5
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
NAND-ONLY LOGIC CIRCUITS
Chapter 6 Functions of Combinational Logic
Dr. Clincy Professor of CS
CS 6021 Advance Architecture Project
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
CS 3501 Final Project Instructions
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
JC Technology Logic Gates.
Dr. Clincy Professor of CS
CS Chapter 3 (3A and ) Part 3 of 8
Dr. Clincy Professor of CS
Today’s Agenda Go over exam #2 Go over exam #3 Lab 8 for 1 hour
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
CS Chapter 3 (3A and ) Review
CS Chapter 3 (3A and ) – Part 2 of 5
ECE 331 – Digital System Design
CS Chapter 3 (3A and ) Review
Counter Integrated Circuits (I.C.s)
Sequential Design Example
Digital Logic Experiment
Lecture 5 Binary Operation Boolean Logic. Binary Operations Addition Subtraction Multiplication Division.
Dr. Clincy Professor of CS
CS Chapter 3 (3A and ) Review
XOR Function Logic Symbol  Description  Truth Table 
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
Multiplexers Mux.
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
Presentation transcript:

Dr. Clincy Professor of CS CS 3501 Final Project Dr. Clincy Professor of CS Objective: Build a larger scale “integrated” circuit as a team given the truth tables. Dr. Clincy Slide 1 1

Final Project Description Table 1 Circuit Table 2 Circuit Table 5 Circuit Table 3 Circuit Table 4 Circuit Table 6 Circuit Dr. Clincy Slide 2 2

Final Project Description Table 1 Circuit Table 2 Circuit Table 5 Circuit Table 3 Circuit Table 4 Circuit Table 6 Circuit F3 through F0 act as both output for circuit 1, as well as input to circuits 2-6 Light probes should also be connected to all outputs of all circuits for testing purposes All inputs to secondary circuits should have switches in allowing the tester to send variable inputs to the secondary circuits given the main circuit has enabled the secondary circuit Circuit 1’s F3 is the MSB if 4 bits are used for input. Circuit 1’s F2 is the MSB if 3 bits are used for input. In both cases, F0 is the LSB for input All 6 teams will have completely different set of circuits All circuits must be reduced to their lowest terms prior to building the circuits The circuit work must be divided amongst the team members Teams are responsible for understanding how to connect the different circuits Dr. Clincy Slide 3 3