Not connected Translator Level LeCroy 4616

Slides:



Advertisements
Similar presentations
7/6/01A. Sukhanov. 01/10/03A. Sukhanov2 L0 Logic CC Veto L0 Heartbeat Pedestal TOF Cal PNPP Wide R R R R R R R R L0 R R R 26 ns TML0 N N 1 R 55 CO.1 G12.3.
Advertisements

1 Voltage Translation Clamps ASIA MARKETING DEVELOPMENT Samuel Lin Standard Logic 2012/Q1.
1 Beam Test Results of USTC LMRPC modules (50cm) Yongjie Sun presnted by Hongfang Chen.
The MAD chip: 4 channel preamplifier + discriminator.
Measuring Cosmic Ray Flux with a trigger and CAMAC readout - Page 1 Connect the Fluke 415 HV supply output to the input of the voltage distribution box.
Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.
Lab. 6 BCD to 7-segment display BCD inputs are decoded by 7447 and display on 7-segment duaplay.
Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.
DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
In a not gate, if the input is on(1) the output is off (0) and vice versa.
TP gate TP line 1 TP line 2 SlowCtrlRS232 SL PW thr Thr remote/local Thr set I2C 5V 2.5V Fast masks TP Lvds output for scalers gate control Slowctrl connector.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Circuit, State Diagram, State Table
DAQ Map of Electronic Components L. Adeyemi, A. Camsonne, E. Fanchini, JS. Real, R. Suleiman, E. Voutier May 24, 2012.
UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013.
Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
Schematic setup 21 Na ACQ ADC E-BGO E-Ge1 E-Ge2 E-Ge3 E-Ge4 x TDC(800ns) T-BGO T-Ge1 T-Ge2 T-Ge3. T-Ge4 x HCMR (clock)MCR VME-Scalers: one with and one.
S-2S memo WC Toshiyuki Gogami 24Apr2015.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
A First Look at the June Test Beam DAQ Hardware architecture Talk Presented 8 April, 2008 John Anderson HEP Electronics Group Argonne National Laboratory.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
DAQ Map of Electronic Components R. Suleiman February 12,
Methods to reduce dead time and achieve higher trigger rate. Sparsification Event blocking Parallel DAQ systems SFI Sequencing.
MPPC mass check Hidetoshi OTONO. Change point ADC Gate width : 6ns => 35ns Gain mesurement without LED.
Figure 10.1 Cross-NOR S-R flip-flop: (a) Set condition; (b) Reset condition.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Nuclear Instrumentation. CEU 2014 Waikoloa Resort Hawaii.
Ba A B B1 FADC B2 SD_FP FLEX_I/O ROC VME64x A: [ HELICITY, HELICITY_FLIP ] (NIM or ECL) Port 1 Port 2 a: [ HELICITY, HELICITY_FLIP ] (LVDS) B: [ HELICITY_TRIGGER,
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
Data Acquisition System for NPDGamma Nadia Fomin April 4 th, 2008 Bon Appetit!
May E906 Work and Status TDC readout – One full TDC board, 4 ECL cables/modules KTEV UCLA LV PS – Thanks Dave N.! – +/- 5V, 18A each – Spade /10-12AWG.
MPPC mass check Jan9/2007 Hidetoshi OTONO. Our plan for mass check with relays MPPC relayOn MPPC relayOFF MPPC relayOFF DC board AMPADC relayOFF 測定対象.
TRIGGER & T0 for RUN 2016 V. Yurevich meeting CAEN digitizer T0.
Overview of E906 Electronics, Readouts, and DAQ System E906 DAQ workshop Ting-Hua Chang (7/6 – 7/7/2009)
Digital Trigger System for the COMPASS Experiment
RIBF DAQ Hidetada Baba.
Reg and Wire:.
MoNA detector physics How to detect neutrons. Thomas Baumann NSCL.
Coherent sets of equipment Magnus Hansen
Interesting use-cases
Lab02 :Logic Gate Fundamentals:
MICE AFEIIt Timing and Triggering
Data Acquisition (DAQ) Status
Flip-FLops and Latches
Summer 2000 HF Beam Test. DAQ proposal.
Slot number is not critical. Traditionally, Slot 2: ADC,
Flip-FLops and Latches
Flip-FLops and Latches
Online DAQ Code Tutorial
Front-end electronic system for large area photomultipliers readout
Asynchronous Counters with SSI Gates
Sergey Abrahamyan Yerevan Physics Institute APEX collaboration
Flip-FLops and Latches
Flip-FLops and Latches
ABB i-bus® EIB Logic Module LM/S 1.1
TOF Clock Distribution
SCT Trigger/Logic Card
PLC 5 I/O Addressing.
Mott DAQ Timing R. Suleiman February 12, 2014.
Logic Gates Truth Table Challenge
Interesting use-cases
HallD Collaboration Meeting Jefferson Lab December 11-13, 2003
Flip-FLops and Latches
A new Trigger/GPS Unit for the EEE Project
Software Radio Solutions BAE Systems and Pentek
Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.
Presentation transcript:

5 3 3 6 6 4 6 4 Not connected Translator Level LeCroy 4616 Dual Gate Generator LeCroy 4616 FIFO Discriminator NIM - ECL Logic Unit LeCroy 4616 3 3 6 6 4 6 4

TS RT TM RHRS TS, TM, RT April 12, 2017 NIM to ECL RT in 3 4 5 6 7 8 9 12 EXT 2P 2F 3F FB INB NIM to ECL S0 & S2 S0 & GC S2 & GC S0 & SH S2 & SH GC & SH EDTM CLOCK RT width delay From LeCroy 4616 Rack 3 Bot Crate (left) output 15 (ECL) ADC TDC TDC RT in TM L1A RT L1A0 RT0 to LeCroy 4616 Rack 3 Top Crate Input 9 (ECL) - + 1A0 1 2 3 4 5 6 7 8 2A 3A CLR 2S 3S ENI LIV BSY ORI GO GT to LeCroy 4616 Rack 3 Top Crate Input 4 (ECL) TDC ADC to LeCroy 4616 Rack 3 Bot Crate Right Input 13 (ECL) - + TDC to LeCroy 4616 Rack 3 Bot Crate (Right) input 15 (ECL) Downstairs From NIM-ECL convertor (Ch 17) Rack 3 Bot Crate TDC ADC L1A_IR L1A_OR L1A GO BSY EL1 LIV CLR L1T1 SG01 SG02 Downstairs LHRS + G - + RHRS TS, TM, RT April 12, 2017 TI input BI1 BOT FB BI2 MID FB BIR TOP FB to FIFO Rack 3 Bot Crate (very 1st input) L1_T2 SG_03

LeCroy 4616 (Left) & FIFO (Rack 3, Bot Crate) (Rack 3 Bot Crate Left) FIFO (Octal conf.) Ch1 LHRS-RHRS From SG_03 in TM module (Rack 3 Mid Crate) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Unplugged Scaler 4 - Gate Scaler 5 – input 10 Scaler 5 - Gate Scaler 5 – input 11 Scaler 1 - Gate TI output 0 FB input in TS Scaler 3 – Ch1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 scaler 1 scaler 2 scaler 3 scaler 4 scaler 5 scaler 6 scaler 7 TI RT RACK 3 – MID CRATE Betty D-10 Sync/Gate/FB/MID Sync/Gate/FB/TOP in out out out Betty D-11 in out out out LeCroy 4616 (Left) & FIFO (Rack 3, Bot Crate) April 18, 2017 RHRS From LeCroy 4616 Rack 3 Bot Crate – Ch 5 From LeCroy 4616 Rack 3 Bot Crate – Ch 3 From LeCroy 4616 Rack 3 Bot Crate – Ch 4 Busy from LHRS

LeCroy 4616 (Right) & NIM-ECL (Rack 3 Bot Crate Right) RHRS LeCroy 4616 (Right) & NIM-ECL (Rack 3, Bot Crate) April 18, 2017 TOP FB TDC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Downstairs ? MID FB TDC Going Downstairs BOT FB ADC ? From TS (output 3) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 NIM – ECL Convertor From TM (TDC Gate) FIFO Rack 3 Bot Crate Module 7 FIFO Rack 3 Bot Crate Module 8 S0 & S2 S0 & GC S2 & GC S0 & SH S2 & SH GC & SH EDTM CLOCK From LeCroy 4616 Rack 3 Top Crate (BCM 3) [EMPTY] [TERMINATED] RT Logic Unit 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 To TS Logic Unit Dual Gate Generator Dual Gate Generator Logic Unit (just making copies) FIFO Rack 3 Bot Crate Module 7 Discriminator

RHRS LeCroy 4616 (Rack 3, Top Crate) April 18, 2017 Mid Bot 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 From TS Rack 3 Mid Crate output 2 Sync/Clock/FB From TS Rack 3 Mid Crate output 1A0 Ch 12 Ch 13 Ch 14 Ch 15 Ch 16 Scaler Rack 3 Mid Crate 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 RHRS LeCroy 4616 (Rack 3, Top Crate) April 18, 2017 BCM 3 to Ch9 NIM-ECL conv. Rack 3 Bot Crate (not used) UNSER BCM 3 BCM 4 BCM 2 BCM 5

Discriminator, Gate Generator, Logic Unit Octal Discriminator (Rack 3 Bot Crate) RHRS Discriminator, Gate Generator, Logic Unit (Rack 3, Bot Crate) April 18, 2017 in out Quad Logic (Rack 3 Bot Crate) out out A B C D out veto coinc. level LeCroy 4616 (Right) Rack 3 Bot Crate input 6 1 Dual Gate Grator (Rack 3 Bot Crate) start busy stop in out BLANK TTL DEL OR NIM NIM A B C D out veto coinc. level LeCroy 4616 (Right) Rack 3 Bot Crate input 8 LeCroy 4616 (Right) Rack 3 Bot Crate input 1 A B C D out veto coinc. level 1 NIM – ECL Rack 3 Bot Crate input 14 start busy stop in out BLANK TTL DEL OR NIM NIM LeCroy 4616 (Right) Rack 3 Bot Crate input 2 NIM – ECL Rack 3 Bot Crate input 13 A B C D out veto coinc. level 1 LeCroy 4616 (Right) Rack 3 Bot Crate output 13 LeCroy 4616 (Right) Rack 3 Bot Crate output 15 NIM-ECL (Rack 3 Bot Crate) input 11

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 A B C D out veto coinc. level Dual Gate Grator start busy stop in out BLANK TTL DEL OR NIM NIM A B C D out veto coinc. level 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 A B C D out veto coinc. level start busy stop in out BLANK TTL DEL OR NIM NIM A B C D out veto coinc. level