Frontend Electronic Update

Slides:



Advertisements
Similar presentations
CSC Test Beam Data Analysis Alexander Khodinov and Valeri Tcherniatine.
Advertisements

Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
Lecture 9: D/A and A/D Converters
Lepton Flavor Violation at LHCb The τ → μμμ decay Matt Jaffe Physics Department, Penn State University
Checking the Acd hardware veto setting The hardware veto is generated in the front-end electronics Discriminator with coarse and fine settings Both are.
SCIPP R&D on Long Shaping- Time Electronics SLAC SiD Workshop October 26-29, 2006 Bruce Schumm.
CMS Physics Meeting, Dec. 6, Analysis Note on the Validation of the ORCA Simulation of the Endcap Muon CSC Front-end Electronics S. Durkin -- Ohio.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz SiLC Meeting November 18, 2005.
Analog-to-Digital Converters
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Hannu Jauhiainen, Matti Lehmuskero, Jussi Åkerberg TECO 2005 Bucharest
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
The ATLAS Pixel Detector - Running Experience – Markus Keil – University of Geneva on behalf of the ATLAS Collaboration Vertex 2009 Putten, Netherlands,
April 12, 2005Week 13 1 EE521 Analog and Digital Communications James K. Beard, Ph. D. Tuesday, March 29, 2005
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
1 Cosmic Vision Instrumentation ASIC R. Jansen TEC-EDM 19 January 2010.
- 1 - YLD 10/2/99ESINSA Tools YLD 10/2/99ESINSA Filters Performances A filter should maintain the signal integrity. A signal does not exist alone.
Motivation General rule for muon triggers: Never neglect a possible backup reduction factor. It will always come back to you. Even if RPC trigger works.
Vertex 2005, Nikko Manfred Pernicka, HEPHY Vienna 1.
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
Test beam preliminary results D. Di Filippo, P. Massarotti, T. Spadaro.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
Pixel detector development: sensor
1 Oct 2009Paul Dauncey1 Status of 2D efficiency study Paul Dauncey.
Specifications of Tevatron BPM Upgrade Jim Steimel.
The Unscented Kalman Filter for Nonlinear Estimation Young Ki Baik.
RPC Simulation software Raffaello Trentadue. RPC Digi producer RPC Digitizer RPC Synchronizer RPC Simulation model Average model Parametrized model Parametrized.
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
EAS Time Measurements P.K.Mohanty (On behalf of the GRAPES-3 Collaboration) 5 th Workshop on AstroParticle Physics, 14 – 16 December 2010 at CRL, Ooty.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Beam detectors in Au+Au run and future developments - Results of Aug 2012 Au+Au test – radiation damage - scCVD diamond detector with strip metalization.
1 The Scintillation Tile Hodoscope (SciTil) ● Motivation ● Event timing/ event building/ software trigger ● Conversion detection ● Charged particle TOF.
 13 Readout Electronics A First Look 28-Jan-2004.
A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
G. RizzoMarch, TS resolution needed in L0 striplets Assume want to have a cut of 50 ns on offline time window (  t) to keep the occupancy
Update on analog design for L4-L5
Beam Secondary Shower Acquisition System: Front-End RF Design
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
Beam detectors performance during the Au+Au runs in HADES
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
Calorimeter Mu2e Development electronics Front-end Review
COMPUTER NETWORKS and INTERNETS
Preliminary considerations on the strip readout chip for SVT
CluTim Algorithm for Drift Chambers Readout Electronics
DCH FEE 28 chs DCH prototype FEE &
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
FIT Front End Electronics & Readout
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
EMC Barrel Electronics Status
A First Look J. Pilcher 12-Mar-2004
5% The CMS all silicon tracker simulation
Status of n-XYTER read-out chain at GSI
Update on microstrip front-end and Layer0 pixel upgrade
Alberto A. Colavita, INFN, TS
BESIII EMC electronics
Commissioning of the ALICE-PHOS trigger
Analog Front-end electronics for the outer layers of the SuperB SVT: design and expected performances Luca Bombelli1,2 on behalf of the SVT-SuperB Group.
RPC Front End Electronics
V. Tocut, LAL/IN2P3 Orsay H. Lebbolo LPNHE/IN2P3 Paris
FONT5 sampling jitter investigations
August 19th 2013 Alexandre Camsonne
for BESIII MDC electronics Huayi Sheng
Presentation transcript:

Frontend Electronic Update For outer Layers of SuperB (L.4 & L.5) Team: Luca Bombelli, Bayan Nasri, Carlo Fiorini, Paolo Trigilio

TOT and TS characteristic Peaking Time = 1us TOT = 4 bits TOT clock = 4.25 MHz Digital TOT Analog TOT TS “Analog” TS

Phase error of TOT clock when TOT should count “1” Peaking Time = 1us TOT = 4 bits TOT clock = 4.25 MHz 220ns 2 1 Max error = 220ns (including only Phase error of TOT clock)

Phase error of TOT clock when TOT should count “0” Peaking Time = 1us TOT = 4 bits TOT clock = 4.25 MHz 110ns 1 Max error = 110ns (including only Phase error of TOT clock)

Timing Resolution with TOT – Time correction with phase error Peaking Time = 1us TOT = 4 bits TOT clock = 4.25 MHz 250ns 160ns Max Error = 160ns Max Time window = 250ns (including time-walk and TS) Time Error rms = 72ns (smallest signal only)

Timing Resolution with TOT – Time correction with phase error Peaking Time = 1us TOT = 6 bits TOT clock = 17.8 MHz 87ns Max Error = 50ns Max Time window = 87ns (including time-walk and TS) Time Error rms = 25ns (smallest signal only)

Timing Resolution with TOT Peaking time [ns] TOT bit TOT clock [Mhz] Max Time window [ns] Time Error rms [ns] Preliminary Jitter for 1 MIP [ns] Jitter for 0.3 MIP [ns] 375 4 11.3 114 33 10.3 34.6 6 47.5 54 15 500 8.5 141 41 12.7 43.3 35.7 60 17 750 5.66 196 56 17.6 60.3 23.8 74 21 1000 4.25 250 72 22.9 77.9 17.8 87 25

Combining the 2 effect Error from TS clock and time walk Peaking Time = 1us TOT = 4 bits Signal 0.3 MIP Combining the 2 effect distribution “Max Time window” = 250ns Error from TS clock and time walk time distribution Jitter for 1 MIP; sigma = 77.9ns Normal function Jitter form noise time Cumulative distribution function distribution Resulted distribution. Proposal 1: find the “Off line windows” that include 99% of the cases. Proposal 2: approximate “Max Time window” as Gaussian and quadratically sum the sigma 99% time Off line windows

Efficiency simulation: results Phi strips Layer Peaking time [ns] Rate [kHz] Efficiency (x 5 safety factor) 0 (side 1) 25 186.6 99.3% (99.1) 96.7% (95.5) 1 100 169.6 97.7% (97.9) 88.6% (88.9) 2 133.6 98.0% (98.0) 89.8% (90.3) 3 200 116 94.7% (94.8) 76.1% (76.5) 4 500 (complex poles) 97.8% 89.1% 5 1000 (complex poles) 16.22 97.1% 86.1% (From Lodovico)

Efficiency simulation: results Z strips Layer Peaking time [ns] Rate [kHz] Efficiency (x 5 safety factor) 0 (side 2) 25 187.4 99.6% 98.2% 1 100 134.2 97.4% 87.4% 2 133.4 87.6% 3 200 79.4 97.0% 85.6% 4 500 (complex poles) 13.42 98.5% 92.6% 5 1000 (complex poles) 8.78 98.1% 90.6%

Efficiency simulation: results Phi strips – shorter peaking times Layer Peaking time [ns] Rate [kHz] Efficiency (x 5 safety factor) 1 50 169.6 98.9% 94.3% 75 98.3% 91.4% 2 133.6 99.0% 95.0% 98.5% 92.4% 3 100 116 97.3% 87.3% 150 96.1% 81.5% 4 375 25 98.4% 91.8% 5 500 16.22 92.8% 750 97.8% 89.4% Note: Real poles for L1-L3 Complex poles foer L4-L5

Efficiency simulation: results Z strips – shorter peaking times Layer Peaking time [ns] Rate [kHz] Efficiency (x 5 safety factor) 1 50 134.2 98.7% 93.6% 75 98.1% 90.5% 2 133.4 90.6% 3 100 79.4 98.5% 92.6% 150 97.8% 89.0% 4 375 13.42 98.9% 94.4% 5 500 8.78 99.0% 95.3% 750 98.6% 93.0% Note: Real poles for L1-L3 Complex poles foer L4-L5