EECE6017 Lab 7 HPS to FPGA – Gsensor to LED

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

My First Nios II for Altera DE2-115 Board 數位電路實驗 TA: 吳柏辰 Author: Trumen.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
EE296 Working with FPGA’s. (Field Programmable gate array) Team name: Altezza Team members: Richard Phomsouvanh (FPGA expert) Jason Leong (VHDL expert)
Configurable System-on-Chip: Xilinx EDK
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Click to add your Title Click to Write your name. Make sure it looks like this. Author: Nancy Power Point.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Downloading to Altera Nios Development Kit CSCE 488 Witawas Srisa-an.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Altera DE2 Board and Quartus II Software ECE 3450 M. A. Jupina, VU, 2014.
CSCE 430/830 A Tutorial of Project Tools By Dongyuan Zhan Feb. 4, 2010.
Computer Main Parts.
DE2-115 Control Panel - Part II
Figure 1.1 The Altera UP 3 FPGA Development board
1 An Introduction to FPGA and SOPC Development Board SoC Design Flow and Tools Course Chih-Hao Tseng 2003/11/11.
 Purpose of our project  Get real world experience in ASIC digital design  Use same tools as industry engineers  Get practical experience in microprocessor.
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
CSE430/830 Course Project Tutorial Instructor: Dr. Hong Jiang TA: Dongyuan Zhan Project Duration: 01/26/11 – 04/29/11.
Lab 2: Capturing and Displaying Digital Image
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
First-Year Engineering Program Advanced Energy Vehicle Arduino Programming Basics Reference:  AEV Lab Manual  Arduino Programming Basics Grading Guidelines.
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
ECE Department: University of Massachusetts, Amherst Using Altera CAD tools for NIOS Development.
Tutorial on using the DE2i-150 development board
WorshipMap™ Pro the advanced worship planner at LifeWayWorship.com.
NIOS II Ethernet Communication Final Presentation
ENGG*4420 Real Time System Design Labs Introduction
Building an Interactive Classroom Haley Crabtree Terra State Community College Assistant Professor.
Welcome to the world of ARM. COURSE CONTENT Module 1: Introduction  Introduction of ARM Processors  Evolution of ARM  32 - bit Programming Module 2:
 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.
Teaching Digital Logic courses with Altera Technology
Embedded Systems Design with Qsys and Altera Monitor Program
Introduction to the DE0 Board Prof. Taeweon Suh Computer Science & Engineering Korea University COSE221, COMP211 Computer Logic Design.
Abstract Hooked on Harmonix has been helping you play piano since The project takes input from a commercial MIDI keyboard and displays an image of.
EECE6017C Lab 4 User Interface with LT24 Display Daughter board Prelab Activities: Complete the homework given for Lab 3 Demonstrate the Painter project.
Lab 4 HW/SW Compression and Decompression of Captured Image
EET 1131 Unit 4 Programmable Logic Devices
EECE6017C Lab 1 Introduction to Altera tools and Circuit Simulation
DE2-115 Control Panel - Part I
EECE6017C - Lab 0 Introduction to Altera tools and Basic Digital Logic
Prototyping SoC-based Gate Drive Logic for Power Convertors by Generating code from Simulink models. Researchers Rounak Siddaiah, Graduate Student-University.
Arria 10 HPS External Memory Interface Guidelines
Lab 0: Familiarization with Equipment and Software
Lab 1: Using NIOS II processor for code execution on FPGA
DE2-115 Control Panel - Part II
COMP211 Computer Logic Design Introduction to the DE2 Board
ENG3050 Embedded Reconfigurable Computing Systems
EECE 5117C/6017C Lab 2 Traffic Light Controller using FSM
My First Nios II for Altera DE2-115 Board
EECE6017 Lab 3 My First FPGA with ADC
CR 245L Digital Design I Lab Sum of Products, 7-Segment Display,
Roller Coaster Design Project
Course Presentation – Spring 2018
Figure 17.2 It is important that the Advanced Import Options be set as shown here.
Wireless Autonomous Trolley (WAT)
Lab 1. Introduction to the DE2 Board
EECE6017 Lab 5 My First HPS with GPIO
Lab0 : Instructions ECE ECE at UMass.
Lecture 4. Introduction to the DE2 Board
Prof. Onur Mutlu ETH Zurich Spring March 2019
Design of Digital Circuits Lab 8 Supplement: Full System Integration
Øyvind Hagen Senior Hardware Developer
EECE6017 Lab 6 HPS with GSensor and LED
Presentation transcript:

EECE6017 Lab 7 HPS to FPGA – Gsensor to LED Prelab Activities: Complete the homework given for Lab 6 Go Through the training “DE0-Nano-SoC_My_First_HPS_FPGA.pdf” from the Lab manual Learn how to use Qsys tool and design system with Bridges connecting HPS and NIOS II processors Download the SoC EDS Design Suite from http://dl.altera.com/soceds/ - Refer System Requirements in the DE0-Nano- SoC_My_First_HPS_FPGA.pdf before starting the lab Demonstrate the my_first_hps-fpga project in the DE0-Nano-SoC_v.1.1.0_SystemCD\Demonstrations\SoC\my_first_hps folder Work to be done during this lab: Turn in assignments from lab 6 (if you have not completed these, turn them in at the beginning of lab) Questions on Lab 7 : Discuss the program as given in my_first_hps_fpga sample and come up with questions if there are any. Demonstrate advanced HPS-FPGA Examples provided in the DE0-Nano-SoC_v.1.1.0_SystemCD, HPS_CONTROL_FPGA_LED Revise team member assignments (if necessary).

EECE6017 Lab 7 HPS to FPGA – GSensor to LED Read Chapter 7 - Examples For HPS to FPGA from DE0-Nano-SoC_User_manual.pdf Go through 7.1 to understand the interconnect bridges to use the peripheral connected to FPGA from HPS and demostrate the project my_first_hps_fpga from Demonstrations\SOC folder (instruction are given in the user manual). Use Altera SoC EDS to build the software with HPS. Please refer to Chapter 5 "Running Linux on the DE0-Nano-SoC board" from the DE0- Nano-SoC_Getting_Started_Guide.pdf to run Linux on DE0-Nano-SoC board. Be sure to understand project HPS_CONTROL_FPGA_LED Show the output of hps_gsensor X, Y and Z Orientation values with the help of LED. Show the X –orientation values mapped to the 8 LEDs in the FPGA. The value of X will be in the range of 0 – 1023. Split the range into 8 ranges and map them to 8 LEDs.

Homework: Study about Altera Monitor tools Go through Altera Monitor programming with ARM processor and Altera Monitor programming with NIOS II