سبکهاي طراحي (Design Styles)

Slides:

Advertisements

Similar presentations

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.

Advertisements

2 ASIC Design Methodology

Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

FPGA (Field Programmable Gate Array)

Dan Lander Haru Yamamoto Shane Erickson (EE 201A Spring 2004)

Programmable Logic Devices

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

Chapter 1 – Introduction

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 10: February 12, 2007 Empirical Comparisons.

1 Introduction A digital circuit design is just an idea, perhaps drawn on paper We eventually need to implement the circuit on a physical device –How do.

1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.

Lecture # 1 ENG6090 – VLSI Design.

IC Design methodology and Design styles J. Christiansen, CERN - EP/MIC

PC BUS ? Programmic realisation Micro controller PC RAM CPU PORT ROM Timer ? Own micro circuit DescriptionDesign Technology for designing Micro circuits.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 1 Introduction.

Power Reduction for FPGA using Multiple Vdd/Vth

CAD for Physical Design of VLSI Circuits

Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.

© KLMH Lienig 1 Chapter 1 – Introduction Original Authors: Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu VLSI Physical Design: From Graph Partitioning.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 14: October 1, 2014 Layout and.

Programmable Logic Devices

Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.

ECE 551: Digital System Design & Synthesis Motivation and Introduction Lectures Set 1 (3 Lectures)

Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.

ECE 565 VLSI Chip Design Styles Shantanu Dutt ECE Dept. UIC.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.

Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 10: January 28, 2005 Empirical Comparisons.

VLSI Design Flow The Y-chart consists of three major domains:

9/4/2001 ECE 551 Fall ECE Digital System Design & Synthesis Lecture 1 - Introduction  Overview oCourse Introduction oOverview of Contemporary.

Programmable Logic Devices

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Field Programmable Gate Arrays

Introduction to ASICs ASIC - Application Specific Integrated Circuit

ETE Digital Electronics

Day 12: October 4, 2010 Layout and Area

ECE 565 VLSI Chip Design Styles

Programmable Logic Device Architectures

Chapter 1 – Introduction

Lecture 19: SRAM.

STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN

From Silicon to Microelectronics Yahya Lakys EE & CE 200 Fall 2014

Electronics for Physicists

ESE534: Computer Organization

EEL 3705 / 3705L Digital Logic Design

EE141 Design Styles and Methodologies

Chapter 10: IC Technology

Overview Why VLSI? Moore’s Law. Why FPGAs?

VLSI Lay-out Design.

Islamic University - Gaza

V.Navaneethakrishnan Dept. of ECE, CCET

Chapter 10: IC Technology

Implementation Technology

HIGH LEVEL SYNTHESIS.

EEE2243 Digital System Design Chapter 9: Advanced Topic: Physical Implementation by Muhazam Mustapha extracted from Frank Vahid’s slides, May 2012.

Electronics for Physicists

ECE 352 Digital System Fundamentals

Physical Implementation

CMOS Layers n-well process p-well process Twin-tub process.

Chapter 10: IC Technology

IC Design methodology and Design styles

Unit -4 Introduction to Embedded Systems Tuesday.

CS 140L Lecture 1 Professor CK Cheng 10/2/02.

Programmable logic and FPGA

Overview Why VLSI? Moore’s Law. Why FPGAs?

Presentation transcript:

سبکهاي طراحي (Design Styles)

Cell-based (Std-cell, Macrocell) Array-based (MPGA-FPGA) سبکهاي طراحي Performance Semi-custom Cell-based (Std-cell, Macrocell) Array-based (MPGA-FPGA)

Full-Custom

Full-Custom Design Layout editors Very compact chip Highly optimized electrical properties Laborious efforts Layout editors Error-prone Relative lack of automation Useful for microprocessors/FPGAs High cost of design efforts Huge volumes Strict Performance/area/… constraints

Standard Cell Design Vdd Vdd IN2 IN2 IN1 OUT OUT IN1 IN1 OUT IN2 GND Contact Metal layer Vdd IN2 Poly layer IN2 IN1 OUT OUT Diffusion layer IN1 p-type transistor IN1 OUT IN2 GND n-type transistor GND

Standard Cell Channelled vs, Channelless.

Layout with Macrocells Simple: A few standard-cells Complex: Embedded processor Memory block

Top-Level Assembly RAM/ROM Row based Control Logic Row based CPU

Gate Array

Uncommitted Gate Array

Committed Gate Array

Gate Array and Sea-of-Gates Channeled gate arrays: Cells arranged in rows Space left between routing Channel-less gate arrays: aka sea-of-gates Cells cover the entire chip Routing done over the unused devices

Structured ASIC Customized using only metallization layers Came in 2003 Like channel-less gate arrays Similarity: Customized using only metallization layers  Reduces time and cost of generating remaining masks used to complete the device Difference: More complex tiles (LUT, MUX, …)  Most of metallization layers are predefined Lower performance and higher power (than standard cell) but better than GA

Field Programmable Gate Array (FPGA)

FPGA LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB LB Logic Element LB LB LB LB LB LB LB LB Switchbox Connection SB SB SB LB SB SB SB LB LB LB LB LB LB LB LB LB SB SB SB SB SB SB LB LB LB LB LB LB LB LB LB © 2011 Springer Verlag

Field Programmable Gate Array (FPGA)

FPGA Placement & Routing

Field Programmable Gate Array (FPGA)

Comparison of Design Styles Macrocell

Comparison of Design Styles Macrocell