Interfacing to peripherals - Seven Segment display (1)

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

5.4 Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8051 I/O Interfacing Need for more ports PPI 8255
LOGIC DESIGN AND CIRCUITS SEVEN SEGMENT LED DISPLAY Res. Assist. Hale İnan 1.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Chapter 6 Multiplexing.
Binary & Decimal numbers = 3* * *10 + 5*1 = 3* * * *10 0 Decimal system: Ten digits: 0,1,2,3,…,9 Example:
Representing Information as Bit Patterns Lecture 4 CSCI 1405, CSCI 1301 Introduction to Computer Science Fall 2009.
OTHER COMBINATIONAL LOGIC CIRCUITS
Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.
Digital Outputs 7-Segment Display
ASPPRATECH.
ECE 371- Unit 11 Introduction to Serial I/O. TWO MAJOR CLASSES OF SERIAL DATA INTERFACES ASYNCHRONOUS SERIAL I/O - USES “FRAMING BITS” (START BIT AND.
Number Systems and Codes In PLC
Converting binary to decimal decimal to binary
UNIVERSAL COLLEGE OF ENGINEERING &TECHNOLOGY DIGITAL ELECTRONICS SUBJECT - DIGITAL ELECTRONICS.
Programmable Logic Controllers
ECE 371 Microprocessor Interfacing Unit 4 - Introduction to Memory Interfacing.
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Memory Map, Programming Language, and Windows Dr. Harold D. Camp IT February 2007.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
1 3 Computing System Fundamentals 3.5 Data Representation.
Quiz # 1 Chapters 1,2, & 3.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Magnitude Comparator Dr. Ahmed Telba.
Unit 1 Lecture 4.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
8255:Programmable Peripheral Interface
ECE DIGITAL LOGIC LECTURE 2: DIGITAL COMPUTER AND NUMBER SYSTEMS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2016, 01/14/2016.
Microprocessors 3 Buses, Addresses and Machine Cycles 1 Modified April 2011 ©Paul R. Godin prgodin gmail.com.
The Periodic Table: Reading the Periodic Table  Each element in the periodic table is represented by its own box, or element key, on the periodic table.
1 Combinational Logic Design.  A process with 5 steps Specification Formulation Optimization Technology mapping Verification  1 st three steps and last.
LCD AND LCD INTERFACING. INDEX:-  INTRODUCTION  PIN DISCRIPTION  INITIALIZATION OF LCD  LCD INTERFACING  LCD INTERFACING WITH ATMEGA 32  INTERFACING.
Floor Standing Kiosks: A Multitasking Device. Floor standing kiosk is a new multi touch screen computer kiosk in the business. This device is used as.
Circuit diagram for interfacing Common Anode 7-Segment Display.
Chapter 3 Combinational Logic Design II
Binary & Decimal numbers
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Peripherals – Keypad The Keypad provides a simple means of numerical data or control input. The keys can be attributed whatever data or control values.
Computer Graphics Lecture 3 Computer Graphics Hardware
Combinational Logic Design&Analysis.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Microcontroller 8951S #interface-2.
Display Devices 7 segment led display.
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Communication Protocol
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 7) Hasib Hasan
Seven Segment Displays
Chapter 6 Functions of Combinational Logic
STM Arm I/O Programming
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
Decimal System The radix or base of a number system determines
Chapter 4 Number Systems.
Digital Logic & Design Lecture 03.
ECE 331 – Digital System Design
Data Representation Conversion 05/12/2018.
Keyboard/Display Controller (8279)
Storing Information Each memory cell stores a set number of bits (usually 8 bits, or one byte) (byte addressable)
BLOCK DIAGRAM OF AN ADDRESS
مدار منطقي مظفر بگ محمدي
ECE 352 Digital System Fundamentals
Digital System Design Combinational Logic
Prof. Onur Mutlu ETH Zurich Spring March 2019
Arithmetic Circuits.
The Programmable Peripheral Interface (8255A)
Building pattern  Complete the following tables and write the rule 
Presentation transcript:

Interfacing to peripherals - Seven Segment display (1) The seven-segment display is a common display format. Each set of 7 LEDs is arranged so that it can display any Alpha-Numeric digit. Technical features and usage of Seven-segment display units: Some devices, such as the one shown in the image, need external power supply, TAKE CARE when setting (In this case 9 volts 0.3 Amp) Can be connected to any of the 8-bit ports This particular unit multiplexes the two display digits onto a single port so can actually only display one character at a time (need to alternate at high speed to have 2-character appearance) 1 Richard Anthony

Segment addressed, or control function Interfacing to peripherals - Seven Segment display (2) Each element of the seven-segment display is separately accessible. Any character can be displayed by choosing the appropriate LED pattern. Ports have 8 bits: 7 bits directly address one segment each 1 bit selects which digit to map the pattern onto The device shown multiplexes TWO digit displays. The value of this bit allows the two 7-bit data values to be multiplexed onto a single 8-bit port MSD LSD 1 2 3 4 5 6 Port bit 7 (MSB) 6 5 4 3 2 1 0 (LSB) Segment addressed, or control function Select Digit 1=LSD 0=MSD Centre Upper Left Lower Left Bottom Lower Right Upper Right Top 1 control bit 7-bit data pattern 2 Richard Anthony

Data pattern (lower 7 bits) Interfacing to peripherals - Seven Segment display (3) To display a single character on the most significant digit (MSD), place the required pattern on the lower seven bits of the port. The MSB should be ‘0’ For example to display ‘O’ (or ø) on the MSD, use the pattern 00111111 To display a single character on the least significant digit (LSD), place the required pattern on the lower seven bits of the port. The MSB should be ‘1’ For example to display ‘O’ (or ø) on the LSD, use the pattern 10111111 Some other examples are shown in the table right: Character to display Data pattern (lower 7 bits) ‘O’ or ‘ø’ 0111111 ‘L’ 0111000 ‘I’ or ‘1’ 0000110 ‘A’ 1110111 ‘E’ 1111001 ‘S’ or ‘5’ 1101101 ‘3’ 1001111 ‘9’ 1100111 3 Richard Anthony

Interfacing to peripherals - Seven Segment display (4) Writing code to achieve multiplexing for the specific display shown The seven-segment display does not latch the values sent to it. This means that only one digit can be displayed at a time. Luckily the computer operates at much higher speeds than human visual perception, so to make it appear that both digits are displayed at the same time we can alternately display each digit at a suitably high rate. For example, to display the value ‘35’ you need to alternate the following bit patterns on the port: 11101101 (to display ‘5’ on the LSD) 01001111 (to display ‘3’ on the MSD) If the alternation is two slow, the display will appear to flicker and is annoying to look at. An appropriate interlace rate is about 50Hz or greater (Florescent tubes flicker at 50Hz). 4 Richard Anthony