Counters & Sequential Circuit Design

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

State-machine structure (Mealy)
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Combinational Circuit – Arithmetic Circuit Parallel Adder Example: 4-bit adder.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Latch & Flip-flop.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Computing Machinery Chapter 5: Sequential Circuits.
Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
Sequential Logic Design with Flip-flops
Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Sequential Circuit: Register Introduction N-bit register contains n flip-flop and several logic gates and.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Combinational Circuit – MSI Circuit ENCODER With the aid of K-map (don’t care situation), we can get D 0 =
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Simplification of SOP Expression Prime Implicant (PI) is a product which is obtained from the number of maximum.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Sequential Logic Design
CSCE 211: Digital Logic Design
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
Sequential Circuit Introduction to Counter
A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:
So far, all of the logic circuits we have studied were basically based on the analysis and design of combinational digital circuits. The other major aspect.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Design.
Sequential Circuit - Counter -
Mid3 Revision Prof. Sin-Min Lee. 2 Counters 3 Figure 9--1 A 2-bit asynchronous binary counter. Asynchronous Counter Operation.
Digital Computer Design Fundamental
Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.
Circuit, State Diagram, State Table
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Chap 4. Sequential Circuits
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Sequential Circuit Design. Outline  Flip-flop Excitation Tables  Sequential Circuit Design  Design: Example #1  Design: Example #2  Design: Example.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.
Digital Logic Design.
Modulo-N Counters According to how they handle input transitions –Synchronous –Asynchronous.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Synchronous Counter Design
CSE260 Revision Final. MSI a) Implement the following function with 8:1 mux F(A,B,C,D) =∑(0,1,3,4,8,9,15) b) Construct AND, OR and NOT gates using 2:1.
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
CSE 260 DIGITAL LOGIC DESIGN
Week #7 Sequential Circuits (Part B)
ANALYSIS OF SEQUENTIAL CIRCUITS
Figure 12-13: Synchronous Binary Counter
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
CSCE 211: Digital Logic Design
Dr. Clincy Professor of CS
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
CSCE 211: Digital Logic Design
FINITE STATE MACHINES (FSMs)
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Lecture No. 24 Sequential Logic.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
EET107/3 DIGITAL ELECTRONICS 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Lecture No. 32 Sequential Logic.
DESIGN OF SEQUENTIAL CIRCUITS
EGC 442 Introduction to Computer Architecture
Chapter5: Synchronous Sequential Logic – Part 4
FINITE STATE MACHINES.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
CSCE 211: Digital Logic Design
Outline Registers Counters 5/11/2019.
Chapter5: Synchronous Sequential Logic – Part 3
COE 202: Digital Logic Design Sequential Circuits Part 3
Presentation transcript:

Counters & Sequential Circuit Design

Sequential Logic Design Contents Why sequential logic? Flip-flop criteria table Sequential circuit analysis Sequential circuit design

Why Sequential Logic? Sequential circuit has additional dimension which is time Combinational logic only depends on current input Sequential circuit output depends on previous input other than current input More powerful than combination logic Able to model condition which can’t be modeled by combinational logic

Counters 2-bit Asynchronous

3-bit Asynchronous

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 2-bit Synchronous MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 3-bit Synchronous MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Sequential Circuit Analysis

Sequential Circuit Analysis From the state equations and output function, we can derive state table which contains all combined binary available for current condition and input State table The same as Truth Table Input and condition pad on the left Output and next condition on the right combined binary available for current condition and input M flip-flop and n input => 2m+n line

Design of Synchrounous counters and statemachine (Menu) 1.Make State diagram 2.Make next state table 3.Choose Flip-Flops and make Flip-Flop-transition table 4. Make logic expressions(now without Karnaught) 5. Draw Implementation

Sequential Circuit Analysis From the truth table, we can draw state diagram State diagram Each state is represented by circle Each arrow (between two circle) represent transfer for sequential logic (i.e. line transition in truth table) a/b label for each arrow where a represent inputs and b represent output for circuit in transition Each flip-flop value combination represent state. Therefore, m flip-flop=> until 2m state.

Sequential Circuit Analysis step1. make state diagram

Sequential Circuit Analysis step2. make state next state table MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Sequential Circuit Analysis step3. choose flip-flops With 8 states we need 3 flipflops ! MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Sequential Circuit Analysis step3. Transitiontable JKFF MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Sequential Circuit Analysis step4. Logic expressions MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Sequential Circuit Analysis step4. Logic expressions MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Sequential Circuit Analysis 5. Draw Implementation MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Counter decoding MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Counter decoding MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.