Status on INTT bus extender R&D

Slides:



Advertisements
Similar presentations
1 Pixel Bus Development Atsushi Taketani RIKEN/RBRC 1.Who is working 2.Over view of pixel bus 3. Manufacture process 4. Issues 5. Development / Production.
Advertisements

Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.
LBNL PIXEL IPHC 2009_06_LG1 Flex Cable Development The development of the flex cable for sensor readout and control is envisioned as a 4 stage process.
Panasonic Electric Works Corporation of America Tough Contact” Panasonic “Tough Contact” Connectors.
1 Integration issues of FPCCD VTX Yasuhiro Sugimoto May 22,
1 Module and stave interconnect Rev. sept. 29/08.
Production of precise large PCB’s Introduction to the problem Achievement in collaborating with industry (Print Electronics in IL and MDT in Italy). Conclusions.
Atsuhiko Ochi Kobe University / MAMMA collaboration 24/04/2013 RD51 mini week, WG6.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
AIDA annual meeting,Vienna, 26th March 2014Václav Vrba, Institute of Physics, Prague 1  design of sensors for production submission  design of the readout.
Experience with the MVD Living around the beam pipe Components, connections, signals, systems Hubert van Hecke - Los Alamos.
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
1 Physics of Compressed Baryonic Matter 12 th CBM Collaboration Meeting R&D ON MICRO-CABLES FOR BABY SENSOR RADIATION TEST MODULE October , 2008.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
1 Engineering issues for FPCCD VTX Detector Y. Sugimoto KEK July 24, 2007.
The Inclusive (Measurement ) FVTX aka iFVTX sponsored by LANL-DR in FY ‘06-08 FPIX Chip Module/Hybrid Testcard Pixel Plane Assembly/Integration.
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
L. Greiner 1IPHC meeting – May 7, 2012 STAR HFT Plans for the next year A short report on HFT/PXL plans for post May 2012 TPC – Time Projection Chamber.
FVTX Review, November 17th, FVTX Mechanical Status: WBS 1.6 Walter Sondheim - LANL Mechanical Project Engineer; VTX & FVTX.
An Idea of Next Sci-ECAL Prototype for FNAL Beamtest Feb Sci-ECAL meeting S. Uozumi (Kobe)
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
Takeshi Matsuda LC TPC Collaboration March 5, 2008 TPC Endcap Materials.
1 FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. 2 FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size chip; ~6mm.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
Vertex detector R&D Work Plan in /3/11 Y. Sugimoto for KEK-Tohoku-TohokuGakuin-Niigata- ToyamaCMT Collaboration.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
1 FANGS for BEAST J. Dingfelder, A. Eyring, Laura Mari, C. Marinas, D. Pohl University of Bonn
SPHENIX Silicon Tracker 2015/10/20 Japan Korea PHENIX collaboration meeting Y. Akiba (RIKEN)
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
SPHENIX Silicon Tracker 2015/07/10 Radiation Lab meeting Y. Akiba (RIKEN)
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
A Wide-Band VLBI Digital Backend System Alan Whitney Shep Doeleman Brian Fanous Hans Hinteregger Alan Rogers MIT Haystack Observatory 10 Jan 2006 IVS General.
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
GEM Integrated PCB readout and cooling
Si Sensors for Additional Tracker
Update on the activities in Milano
SVD FADC SVD-PXD Göttingen, 25 September 2012
Detector building Notes of our discussion
Technical Design for the Mu3e Detector
Preliminary thoughts on SVT services
Milano Activities: an update Mauro Citterio On behalf of INFN Milano
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
R&D status of FPCCD VTX for ILD
Large Area Endplate Prototype for the LC TPC
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
Pixel Module Interfaces Mauro Citterio On behalf of INFN Milano
HB RM prototypes Ianos Schmidt Aug 17, 2017.
Status of upgrade works at Clermont-Ferrand
Adapting the via last Design
ECAL SLAB Interconnect by FFC: Intro
Pixel-strip-EMC tracker and DC option
5 Gsps ADC Developement and Future Collaboration
Silicon tracker and sensor R&D for sPHENIX
FPCCD Vertex Detector for ILC
Status of CC-PC Evaluation Board
RPC Electronics Overall system diagram Current status At detector
Status of CCD Vertex Detector R&D for GLC
SVT detector electronics
R&D of CMOS pixel Shandong University
Perugia SuperB Workshop June 16-19, 2009
Vinyl Machine.
Presentation transcript:

Status on INTT bus extender R&D Takashi HACHIYA RIKEN/RBRC 2017/4/28 Radiation Lab meeting, Takashi HACHIYA

Radiation Lab meeting, Takashi HACHIYA FVTX Introduction Bus extender is a cable connecting Silicon ladder and the read out card (ROC) FVTX has the extender (orange cable) 27cm long 7 layer flexible PC board (F-PCB) INTT Requirement : Extender should be 1m extender long (more) ROC is placed at outside of the TPC cage Comparing with FVTX Same signal lines : 62 LVDS pairs (26 FPIX chips) Idea is basically to make the FVTX extender but with 1m long 2017/4/28 Radiation Lab meeting, Takashi HACHIYA

Radiation Lab meeting, Takashi HACHIYA R & D plan Technology today Very Long + Multi-layer FPC is not available in commercial Single layer FPC can extend very long (~10m) Multi-layer FPC is limited with 40cm because of the manufacturing machine Long & multi-layer FPC is challenging Very long, Many signal lines (digital) High speed (200MHz clock) R&D plan R & D of extender including F-PCB simulations and proto-type is necessary Need good partners Need to develop the multi-pressing technique to extend the F-PCB to 1m 1 press = 40cm at the maximum, repeat pressing We collaborate with TIRI lab. and REPIC corporation TIRI: Tokyo Metropolitan Industrial Technology Research Institute Engineering lab. to help small businesses and start-up companies They has good skill for PCB simulation Kohei Fujiwara is working at the lab, who made the VTX-PIXEL bus REPIC They are working on INTT HDI We applied for the public offer of the collaborating R&D by TIRI Interview at last week 2017/4/28 Radiation Lab meeting, Takashi HACHIYA

Radiation Lab meeting, Takashi HACHIYA Role and Schedule Roles RIKEN: Make the spec. (thickness & width of F-PCB, width of signal line, layer arrangement) Test the prototype TIRI: PCB simulation REPIC: Make prototype F-PCB Develop the new technique to make 1m FPC w/ multi-layer R & D procedure : 3 step development Long distance transfer Single layer w/ some LVDS pairs Multi layer with Long distance transfer multi layer w/ some LVDS pairs (probably 2-3 layers) Full model prototype (for production ) total verification Schedule Plan to finish by 2018 March 2017/4/28 Radiation Lab meeting, Takashi HACHIYA

Radiation Lab meeting, Takashi HACHIYA Plan B Could be useful to think about F-PCB extender is very challenging. Plan B Connect some 40cm F-PCB’s to make 1m Use a single layer FFC (flexible flat cable) which is available in commercial This sample cable is held by ZIF connector (Zero Insertion Force) Good accessibility and easy mentenance, and cheap Usually use in note PC (connection between keyboard and mother board) Design should be changed. Enough long but less dense. Need the attachment to convert the connector type( line width…) There is almost no open space around the ladder connector. ROC Commercial F-PC Ladder 2017/4/28 Radiation Lab meeting, Takashi HACHIYA

Radiation Lab meeting, Takashi HACHIYA backup 2017/4/28 Radiation Lab meeting, Takashi HACHIYA

Radiation Lab meeting, Takashi HACHIYA Some numbers for F-PCB Some numbers for the extenders by REPIC Base PCB thickness : 12.5μm, 25μm, 50μm Cu layer : 9μm, 18μm, 35μm Bonding sheet thickness : 40μm Line width / space width : 150μm/150μm Through-hole/land radius : 0.3mm/  0.5mm These numbers are given by the company REPIC contacted The company had made FPC with these numbers before HDI case (for comparison) Base Polyimide : 12.5μm, 25μm, 50μm Cu layer : 9μm, 18μm (cover) Bonding sheet thickness : 25μm Line width / space width : 60μm/120μm Through-hole/land radius : 0.1mm/ 0.3mm FVTX extender (for comparison) Base PCB thickness : 20μm, 50μm Cu layer : 12.5μm, 38μm(cover) Line width / space width : 40, 60μm/150μm based on gerber data 2017/4/28 Radiation Lab meeting, Takashi HACHIYA