ALD Fiji for Conformality Test

Slides:



Advertisements
Similar presentations
MetalMUMPs Process Flow
Advertisements

Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics.
COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS EAP dimple fabrication process. Process D EAP dimple using carbon powder electrodes and DRIE.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 CMOS Process Manufacturing Process.
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
Pattern transfer by etching or lift-off processes
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
EE412: EVG Spraycoater Characterization Project Owner: Mahnaz Mansourpour Project Mentor: Jason Parker Student Investigator: Ehsan Sadeghipour 1/12/2011.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
The Deposition Process
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Status and outlook of the Medipix3 TSV project
Top Down Method Etch Processes
Magnetic Nanofluidics ME342 Design Project Update 3 Abhishek Dhanda Kwan-Kyu Park Michael Pihulic Katherine Tsai July 27, 2006.
McGill Nanotools Microfabrication Processes
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
Chapter Extra-2 Micro-fabrication process
Top Down Manufacturing
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
Top Down Method Etch Processes
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Atomic Layer Deposition for Microchannel Plates Jeffrey Elam Argonne National Laboratory September 24, 2009.
Etching: Wet and Dry Physical or Chemical.
U T JOHN G. EKERDT RESEARCH THEMES Using the tools of surface science we seek to develop and understand reaction chemistry and reaction kinetics at the.
Atomic Layer Deposition - ALD
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Magnetic Nanofluidics ME342 Design Project Update 2 Abhishek Dhanda Kwan-Kyu Park Michael Pihulic Katherine Tsai July 13, 2006.
MEMS 2016 Part 2 (Chapters 29 & 30)
EE412 Project: Corrosion resistant ALD coatings Alex Haemmerli and Joey Doll Mentor: J Provine.
Micro Electro Mechanical Systems (MEMS) Device Fabrication
ALD for Conformal and High Aspect Ratio Coverage Bryan (Insun) Park Mentor: J Provine 01/12/2011 EE412.
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
MOSCAP Characterization of SNF ALD
Process integration 2: double sided processing, design rules, measurements
Basic Planar Processes
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
Microfabrication Home 3 exercise Return by Feb 5th, 22 o’clock
Etching Processes for Microsystems Fabrication
Manufacturing Process I
Team Corrosion EE412 Week 3 Alex and Joey Mentor: J Provine
E-beam Lithography for Optical Gratings and Waveguides
High Aspect Ratio Si Etching in STS2
MEMS, Fabrication Cody Laudenbach.
Fab. Example: Piezoelectric Force Sensor (1)
Report from CNM activities
SCUBA-2 Detector Technology Development
Digital Integrated Circuits A Design Perspective
31/08/ GaAs and 5629 GaAs growth 5622 GaAs,
Add nitride Silicon Substrate.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Memscap - A publicly traded MEMS company
Manufacturing Process I
Pt-DSE Test Results Testing conducted by Kenneth Leedle
SILICON MICROMACHINING
ME342E Project Update (Part II) July 27th 2006.
PlasmaTherm DSE Qual - Nano Recipe
David R. Pedersen, Michael H. Guddal University of California, Davis
Manufacturing Process I
Presentation transcript:

ALD Fiji for Conformality Test EE412 ALD Fiji for Conformality Test Insun Park & Young Ik Son Mentor: J Provine 10/04/2011

Motivation ALD Fiji is capable of forming highly conformal metal films on various topologies, but it has not been fully characterized Grating Light Valve(GLV) vertical interconnects have deep trench and spherical structure which is good to test the ALD Fiji coverage test.

GLV Vertical Interconnect Similar to GOPHER process DRIE  isotropic etch Conformal coating with oxide and metal Thermo-compression bonding Goal for EE412 !!

GLV vertical interconnect Fabrication process Starting from regular Si wafer, thermal oxidation and transfer pattern from resist to oxide hard mask(Mask 1) 1st DRIE on the order of 100um 50~ 100um 1~5 um 9/19/2011 GLV vertical interconnect

GLV vertical interconnect Fabrication process Cover the etch holes with oxide for a sidewall protection Remove oxide in the bottom of hole for a further etch 9/19/2011 GLV vertical interconnect

GLV vertical interconnect Fabrication process Further etch by 2nd DRIE Isotropic Si etch 1~5 um 2~20 um 9/19/2011 GLV vertical interconnect

GLV vertical interconnect Fabrication process Cover the spheres conformally with oxide ALD seeding layer (alumina) if necessary and Pt layer - 9/19/2011 GLV vertical interconnect

5.6 um hole : 51 um depth after 1st DRIE 9/19/2011 GLV vertical interconnect

5.6 um hole after isotropic Si etch 9/19/2011 GLV vertical interconnect

Experimental Parameters Seeding Layer Alumina Thermal silicon oxide Plasma ALD Thermal ALD Things to measure Conformallity (nucleation issue) Thickness (SEM, XRD) Resistance Trade-off Plasma: less dependence on substrate Thermal: better coverage

Equipment List Thermal Oxidation: tylan 1&2 Photolitho: ASML, Karlsus 1&2 Etch: P5000, amtetcher, drytek2, Xactix, STS2 Characterization : SEM @SNL, SNC & SNF, XRD ALD Deposition : savanah, fiji Test mask

Time Line Week 1~2 Week 3 ~ 6 Week 6 ~ 8 Week 9 ~ 10 Project proposal, fabrication outline Week 3 ~ 6 Equipment training Structure Design(mask) and Fabrication Plasma/thermal ALD Pt film characterization on SiO2 Week 6 ~ 8 Plasma/thermal ALD Pt film characterization on Al2O3 Week 9 ~ 10 Presentation, SNF Wiki Update