Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,

Slides:



Advertisements
Similar presentations
Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
Advertisements

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Bart Hommels for the CALICE-UK groups Data acquisition systems for future calorimetry at the International Linear Collider Introduction DAQ.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
ODR Status 29 July 2008 Matt Warren Valeria Bartsch, Barry Green, Andrzej Miesijuk, Tao Wu.
11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,
1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.
DOOCS framework for CALICE DAQ software Valeria Bartsch, Tao Wu UCLRHUL.
Update on the Data Acquisition System development in the UK Valeria Bartsch, on behalf of CALICE-UK Collaboration.
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
DOOCS DAQ software for the EUDET prototype Valeria Bartsch (UCL) Andrzej Misiejuk (RHUL) Tao Wu (RHUL)
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
Minutes DAQ software discussion - 16/10/08. Priorities - to be ready before testbench is ready- LDA - ODR - DIF device server disentanglement (Tao, Barry,
Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Data Acquisition Systems for Future Calorimetry at the International Linear Collider Matt Warren, on behalf of CALICE-UK Collaboration.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev AGATA PROJECT PREPROCESSING MEZZANINE SLOW CONTROL GUI FOR THE SEGMENT AND THE CORE.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.
JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.
David Bailey University of Manchester. Overview Aim to develop a generic system –Maximise use of off-the-shelf commercial components Reduce as far as.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Recent developments of communication between DOOCS & ODR B Valeria Bartsch M Andrzej Misiejuk W Tao Wu.
Taikan Suehara, Belgrade, 9 Oct page 1 SiECAL DAQ Taikan Suehara (Kyushu University, Japan)
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
24 Mar 2009Paul Dauncey1 CALICE-UK: The Final Curtain Paul Dauncey, Imperial College London.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Monday December DESY1 GDCC news Franck GASTALDI.
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London CALICE a calorimeter.
Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.
Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.
1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
1 Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London.
Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.
Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea.
AMC13 Project Status E. Hazen - Boston University
DIF – LDA Command Interface
DAQ and TTC Integration For MicroTCA in CMS
EUDET Elec/DAQ meeting
CALICE DAQ Developments
Calicoes Calice OnlinE System Frédéric Magniette
Current DCC Design LED Board
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
CALICE meeting 2007 – Prague
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Testbeam Timing Issues.
Status of the Data Concentrator Card and the rest of the DAQ
C. de La Taille IN2P3/LAL Orsay
Clock & Control Card Status 29 July Martin Postranecky/Matt Warren
Valeria Bartsch UCL David Decotigny LLR Tao Wu RHUL
CALICE/EUDET Electronics in 2007
New Crate Controller Development
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
Clock & Control Card Status 29 July Martin Postranecky/Matt Warren
University of California Los Angeles
CALICE meeting 2007 – Prague
State of developments on Readout interface of European DHCAL
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Presentation transcript:

Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels, Marc Kelly, Andrzej Misiejuk, Martin Postranecky, Matthew Wing, Tao Wu ABSTRACT: A data acquisition system is described which will be used for the next generation of prototype calorimeters for the International Linear Collider and could also be used for the final system. The design is sufficiently generic such that it should have applications elsewhere, be they other ILC detectors or within High Energy Physics in general: e.g. this could be applied to LHC upgrade apparatus. The concept of moving towards a "backplaneless" readout is pursued. A strong under-pinning thread here is to attempt to make use of commercial components and identify any problems with this approach. Therefore the system should be easily upgradable, both in terms of ease of acquiring new components and competitive prices. The conceptual design, both hardware and software, of the data acquisition system for the ILC calorimeter will be discussed. Results and tests already done will then be shown indicating both the potential and limitations of the approach.

Firmware Status (no change) Receive data on 4x fibre (RX), Write to disk FAST (>150MB) Send data up fibre (TX) Controlled from Linux driver DOOCs Interface Future plans: Decode event header from LDA Provides on-line info Can deal with control messages from LDA Allows host to write to disk without processing 31 Mar 2009 Matt Warren et al. - ODR Status - CALICE/EUDET DESY

ODR V2 Saga (starring Barry at RHUL) PLDA (the manufacturer) ‘upgraded’ to a new board We call this “Version 2” Main change: clock increased from 125 to 250MHz (Xilinx gig-links prefer this) Jumper allows use of old 125MHz clock, our firmware works/ed in this mode … Then our code stopped working on a v2s… Card not recognised on PCIe bus To rule-out hardware failure, we tried a second card. Failed too. After LOTS of trials and testing, we contacted PLDA We tried their reference design – it worked (PLDA off the hook)! We removed much of our design – it DIDN’T work. We scratched our heads … Contacted PLDA again - They tried our firmware – it worked! Could it be the PC? - We’ve tried various motherboards, presume not. Phone meeting with PLDA We sent our card this to them - IT FAILS! HOORAY! They’re about to get new stock (this week!) – will retest our code… 31 Mar 2009 Matt Warren et al. - ODR Status - CALICE/EUDET DESY

Matt Warren et al. - ODR Status - CALICE/EUDET DESY Introducing LODDAR Due to LDA delays, we decided to kick-start the system test. LDA  LODDAR  ODR Use ODR hardware as an LDA Wrap LDA code for Virtex4 Use onboard SFP for Ethernet link ODR Virtex4 MAC and replaces LDA version No PCIe etc Add (existing) LDA HDMI board via debug pins on ODR Connect to a real ODR using the proper fibre interface ODR Hardware ODR LDA Firmware LDA HDMI Board 31 Mar 2009 Matt Warren et al. - ODR Status - CALICE/EUDET DESY

Matt Warren et al. - ODR Status - CALICE/EUDET DESY DAQ System Test Setup at UCL Aim to build complete DIF to DAQ PC chain So far we have ODR, LODDAR only. DIF hardware and firmware is available LDA is has been difficult (see Marc’s talk) LODDAR in separate PC (power only) Easier power-cycling etc of LODDAR For initial testing. ODR packets sent to PC running wireshark sanity check – Ethernet has advantages! Then plug outgoing fibre ONLY into LODDAR Monitor replies with wireshark – very useful. Then complete the link DAQ PC Power Supply PC ODR LODDAR Gbit Fibre NIC Good News – the LDA responds as expected Packet sent containing multi-register write to configure test data 16 packet received by DAQ software 31 Mar 2009 Matt Warren et al. - ODR Status - CALICE/EUDET DESY

Next Steps (Conclusion) As the LDA develops Incorporate new firmware into LODDAR Use as testbed for DAQ PC software (caldata) Then move over to using the LDA IF we have production delays (+Ethernet +HDMI board), we can go to “LODDAR2”: Fully combine LDA and ODR functions Both firmware functions inside the ODR External IO (e.g. CCC) via debug pins Both firmware designs use Xilinx LocalLink interfaces We simply replace MAC-SFP-fibre-SFP-MAC with a bus! DIF LODDAR DIF ODR Firmware LDA Firmware HDMI Board LocalLink LocalLink x10 DIF 31 Mar 2009 Matt Warren et al. - ODR Status - CALICE/EUDET DESY

Matt Warren et al. - ODR Status - CALICE/EUDET DESY The End 31 Mar 2009 Matt Warren et al. - ODR Status - CALICE/EUDET DESY