Schedule So far: academic exercise to check if all makes sense

Slides:

Advertisements

Similar presentations

Status of Sensor and Hybrid Production LHCb Zurich Week T. Bowcock.

Advertisements

H.-G. Moser Max-Planck-Institut fuer Physik 2 nd open meeting July 4, 2008 Report on PXD Session.

Present Assembly Status Three important milestones completed: – We tried the entire assembly procedure on real modules and it worked – The construction.

Milestones and Schedule of SVD Construction Markus Friedl (HEPHY Vienna) on behalf of the Belle II SVD Collaboration BPAC October 2012.

1 MICE PM Report General Update –Phase I civil engineering –R5.2 in June –Phase II design work –Phase II hardware –A few questions –Schedule, milestones.

EMCal Meeting CERN – July 2 nd 2007 LPSC Status 1 J-F Muraz LPSC Status LPSC Status.  Assembly Hall. - Removal starts and is in progress. - Main infrastructure.

Update Hardware for conductive cooling of the quench resistors has been fabricated at LBNL. Preparation for installation to start this week. Installation.

WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.

Construction and Installation of the CLIC Experimental Area

TGC Big wheel Sector assembly plan Tatsuo Kawamoto ATLAS workshop 2005.

FE-I4a Single Chip Card issues V. Tyzhnevyi HEP group, University of Manchester.

Slide 1 6-Nov-98PHOBOS Review: Cost & Schedule Cost & Schedule S. Steadman, MIT PHOBOS Cost & Schedule Review Technical Advisory Committee BNL November.

HFT face-2-face F.Videbaek Brookhaven National Lab.

1 Status of the CLIC two-beam module program A. Samochkine, G. Riddone Acknowledgements to the Module WG members 4 February 2014 CLIC Workshop 2014 (3-7.

Status of SVD Readout Electronics Markus Friedl (HEPHY Vienna) on behalf of the Belle II SVD Collaboration BPAC October 2012.

Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.

G. Carboni – Muon Meeting – April 2002 Muon Meeting LHC schedule is now official (Council Committee) First protons (Pilot run) delayed to

PMG, Aug 03, 2000 Slide 1 Schedule In preparation Done Started Done Started Half done.

AFE IIt Project Status. Current Status  AFE II Prototype Testing Complete u Detailed ch by ch testing has been done s 3071 good channels out of 3072.

C. Kiesling, 1st Open Meeting of the SuperKEKB Collaboration, KEK, Dec , The DEPFET-Project: European Collaboration for a Pixel SuperBelle.

S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.

L. Greiner1IPHC-LBNL Phone Conference 05/2012 STAR IPHC-LBNL Phone Conference News and updated ladder testing.

SNuMI 1 Outline Action Items PP2 Progress [Nancy/Elaine] –Org Chart Update –FY07 Budget/Plans Discussion –FY08 Summer Shutdown –Overall cost Reduction.

March 19, 2013W. Bertl, PSI Status of BPIX Cooling Activities W. Bertl, PSI.

Summary Plans Content Module assembly at CERN and Dubna Readout DAQ Procurement Stacking Summary.

March 25, FVTX Monthly/Quarterly Report June, 2009 Technical Status, Cost & Schedule Melynda Brooks, LANL.

9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.

D0 PMG, May 04, 2000 Slide 1 Schedule DØ SMT Status Report.

Linac2 and Linac3 D. Küchler for the linac team. Planning first preparative meeting for the start-up of Linac2 in June 2013 –this early kick-off useful.

EHN1 – EN/EL Progress update J. Devine G. Gross 11/02/16.

EHN1 – EN/EL Planning Lighting _ Containment_ Cabling J. Devine G. Gross 11/02/16.

Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.

7th PXD/SVD Workshop, Prague, January 2015 Rainer Richter, MPG Halbleiterlabor 1 Pilot Run - Status and Plans PXD9-6 Rainer Richter for the MPG Halbleiterlabor.

Overview SVD 21 Jan C. Irmler (HEPHY Vienna) 7 th Belle II VXD Workshop, Prague.

,C. Kiesling, 10th BPAC Meeting, KEK, Japan, Feb. 7-9, VXD Commissioning Organizational Matters (in response to the BPAC October report) Overall.

Next chance for Service test. In the next B2GM Use of old VXD KEK The screw connection may not work. -> double scotch tape for PXD PP mock 1/4.

PXD ASIC review, October 2014 ASIC Review 1 H-.G. Moser, 18 th B2GM, June 2014 Date and Location MPP, October 27, 10:00 – October 28, 16:00, Room 313 Reviewers:

H.-G. Moser Max-Planck-Institut für Physik 2nd DEPFET workshop 3-6 May 2009 Open Issues Readout cycle: 10 µs or 20 µs ? Advantages of 20 µs: - smaller.

SVD Status Markus Friedl (HEPHY Vienna) SVD-PXD Göttingen, 25 September 2012.

Hans-Günther Moser, PXD PXD Summary 1 PXD Sessions: Highlights 1)Sensor production 2) EMCM (& bump bonding) 3)System Simulations 4)Power Supplies and Services.

B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Module Assembly - Overview and SWB bumping -

H.-G. Moser, 6 th PXD/SVD workshop, Pisa, Oct PXD Summary 1 DEPFET Sensors production yield inter-metal insulation EMCM electronic tests ASICs Schedule.

On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.

Schedule 24 September 2012 Christian Irmler (HEPHY Vienna) Joint PXD and SVD Meeting Göttingen.

DEPFET workshop, Kloster Seeon, May 2014 Summary 1 Highlights Technical Coordination TB report schedule remarks.

LCLS-II Prototype Cryomodule Darryl Orris 21 January 2015 Final Design Review: Instrumentation.

Phases: to be 2 or to be B? The question of new timescales ● L1Calo phase 2 → phases B and C? ● Implications for design ● Example timescales ● Organising.

B2GM, July 2013, Blacksburg, VA B2GM Summary 1 Blacksburg, VA, July 4-7 Executive changes Spokesperson: Peter Krizan -> Tom Browder IB Chair: Eunil Won.

EUDET HCAL prototype; mechanics Felix Sefkow Work by K.Gadow, K.Kschioneck CALIC collaboration meeting Daegu, Korea, February 20, 2009.

CMS Phase 2 Tracker R&D R. Lipton 2/27/2014

Final CALICE OsC meeting: Status and summary of project

21st International Workshop on DEPFET Detectors and Applications

Markus Friedl (HEPHY Vienna)

Update on the SVD construction

7th Belle II VXD Workshop, Prague

ELENA installation and commissioning status

Discussion items SVD mechanics session.

Katsuro Nakamura Sep. 10, 2015 VXD meeting

DHH progress report Igor Konorov TUM, Physics Department, E18

CMS WEEK Sept. 24 Opening session CMS MUONS: Barrel Drift Tubes

Oversight Board Meeting October 3, 2017 Rob Michnoff

PXD Summary Tests PXD9 Pilot Production ASICs Components Plans:

CMS November Upgrade Week

Meeting on Services and Power Supplies

LHCb electronics, 12th June 2014

SIT AND FTD DESIGN FOR ILD

Teleconference ACS – FREIA 19th June 2017

SVD group organization, schedule, milestones

UPPSALA UNIVERSITY_GERSEMI PROJECT

SP Main FPGA & DT transition card design status

Presentation transcript:

Schedule So far: academic exercise to check if all makes sense Now: have to convert to a real production schedule with realistic delivery time Need your input! Don‘t forget details! (cables & connectors & assembly & testing & labelling)

Milestones Extracted from schedule Given to Technical coordinator BPAC Some delays mech. And therm mockup EMCM PXD6 module Especially the EMCM has an impact on the overall schedule 2013

Milestones Many more milestones extracted from the MS project schedule Blue: Official milestones

Milestones

PXD9 Production PXD9 batch one production faster than planned (300d/360, actually 250/360) Wait for EMCM test befor start of metal layer processing: 8.7.2013 However: EMCM will not be ready till then + time to test! Hope: production will also be faster First modules ready July 2014

PXD9 Production Calender Days Batch 2: first phase could be finished till December 2013

Conclusions Progress: Test beam: complete readout chain (DCD-DHP-DHH-Onsen) DESY: RVC works! Things to worry: EMCM: already delays the sensor production (though, we learned a lot) => speedy testing! DCD: submission of a new chip, which is of course much better Do we have time for sufficient testing and a 2nd iteration? Alternative installation procedure: very tight schedule! Thermal Mockup: stalled due to work on RVC, MARCO still unreliable