Shuki Benjamin et al Compass-EOS & PVA TePla AG

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

Packaging.
Asaf SOMEKH, Oct 15 th, 2013 Evolving Peering with a New Router Architecture Jean-David LEHMANN-CHARLEY Compass-EOS RIPE 67, Athens
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
MFS, MPO 4/8/12-Fiber connectors and Fan-Out assemblies.
Wafer Level Packaging: A Foundry Perspective
به نام خدا.
1 The World’s Leading Provider of Silicon Photonic Solutions BLAZAR 40 Gigabit QSFP Optical Active Cable Marek Tlalka VP of Marketing
Optical Interconnects for Computing Applications
© intec 2000 Reasons for parallel optical interconnects Roel Baets Ghent University - IMEC Department of Information Technology (INTEC)
© intec 2000 Packaging of parallel optical interconnects modules with on chip optical access François Marion / Julien Routin (LETI) Ronny Bockstaele /
IMEC - INTEC Department of Information Technology WAVEGUIDES IN BOARDS BASED ON ORMOCER  s
Interconnection in IC Assembly
Date Conference Paris February 19th 2004 Seite 1 © Copyright PPC ELECTRONIC AG Optical layers PPC Electronic OPTOBOARD ®
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
4G LTE GOES MAINSTREAM Applications for State Government Matt Hensler, Wireless Solutions Engineer, Sprint
Connectors 13/03/2013Collaboration meeting CERN - CSEM1.
Chip Carrier Package as an Alternative for Known Good Die
Chapter 10 Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007.
March, 2013 Presenting: Avner Badihi TECHNOLOGY&MANUFACTURING XLoom Proprietary and Confidential 120GB-300Gb Optical Interconnect Solutions for Optical.
Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.
Flip Chip Technology Lane Ryan. Packaging Options This presentation is going to focus on the advantages of the flip-chip method compared to wire bonding.
Electronics Miniaturization using Fine-Feature Nanosilver conductors
RO400FC Forced convection hot air reflow oven. In a flexible production, what do you need for soldering of  Complex PCB’s  Soldering of fine pitch on.
1 | Infinera Copyright 2013 © Intelligent Transport Network Manuel Morales Technical Director Infinera.
Comparison of various TSV technology
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
Patch Panels in the Sky: A Case for Free-Space Optics in Data Centers Navid Hamed Azimi, Himanshu Gupta Vyas Sekar, Samir Das.
Work at OIF on Interfaces for Optical Modules including Very Short Reach (VSR) and Electrical Interfaces Raj Savara Network Elements Inc.
Status report on MURAY telescope R&D
Optical Links CERN Versatile Link Project VL – Oxford involvement CERN VL+ for ATLAS/CMS phase II upgrade – Introduction and aims – Oxford workpackage:
Smart Grid Energy Generation Renewable Energy Distributed Generation Transmission & Distribution Load Management Demand Response Electrical Vehicles Charging.
Etam Noah, CERN15 th September 2004Qualification of the CMS Digital Optohybrid Outline: CMS optical digital control links DOH components DOH history and.
Flip Chip Technology Kim Dong Hwan Microwave Device Term Project
Fan Out WLP Technology Packaging as 2, 3D System in Packaging Solution
J. Monari 2 nd SKADS Workshop October 2007 BEST-2 test bed: Radio over Fiber experiences Presented by Monari Jader IRA-INAF Radiotelescopio Croce.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
3M Touch Systems © 3M All Rights Reserved. 3M CONFIDENTIAL Company Overview Date.
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
Programmable Logic Controller & Distributed Control System Yoon-Je Choi 17 th June 2006.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Optical Communications for Future Trackers ANL/FNAL/UC/VWS Meeting Nov., 2011 Alan Prosser CD/ESE Fermilab 1.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
FF-LYNX: 2010 & H Luca Fanucci Pisa, 14 Giugno 2011.
Sierra Assembly Technology Inc.
Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg
New Mask and vendor for 3D detectors
P. S. Friedman Integrated Sensors, LLC
What is IC????? An integrated circuit (IC), sometimes called a chip or microchip, is a semiconductor wafer on which thousands or millions of tiny resistors,
PID meeting SNATS to SCATS New front end design
TriQuint Semiconductor, Inc.
Contacts:- For enquiries, please contact the following members:
EWLP 309-pin by Casio Micronics – Fujitsu
Mechanics: (Tim).
SCT On-detector VCSELs
SLHC Radiation Test Results
Strawman module design
Martin Shaw – Reliability Solutions
Making Networks Light March 29, 2018 Charleston, South Carolina.
GlueX Electronics Review Jefferson Lab July 23-24, 2003
The Role of Light in High Speed Digital Design
Making in America: From Innovation to Market
Controlling Sensors Efficiently with MCUs
Powering the 21st Century with Integrated Photonics
GLAST Large Area Telescope
POWERPOINT PRESENTATION
Fiber-coupled Point Paul Trap
Manufacturing Processes
NSRP Electrical Technologies Panel Meeting – July 23-24, 2019
Electronically Steered Antennas
Presentation transcript:

Shuki Benjamin et al Compass-EOS & PVA TePla AG 336-Channel Electro-Optical Interconnect: Underfill Process Improvement, Fiber Bundle and Reliability Results Shuki Benjamin et al Compass-EOS & PVA TePla AG

Agenda / Outline / Overview Introduction Underfill Fiber Bundle Assembly Reliability Results Summary

Evolution of Fiber Connectivity When wires ran out of capacity… Between Chips Between Data Centers Between Cities … the world moved to fibers Between Countries Between Continents 1980’s 1990’s 2000’s 2010’s

Motivation for Optical Interconnect With higher bandwidth on Cu lines Transmission lines (density!) Equalization (Energy!) Larger systems and large buildings -> more to cool Fans ! Air condition ! In 2012: The relative share of ICT products and services in the total worldwide electricity consumption was more than 4.6%(*) * W. V. Heddeghem et al., Computer Communication, In Press.

icPhotonics™ - Fastest Optical Interconnect Multi Terabits Full Duplex Bandwidth 1.34 Tb/s in production networks today Over 10Tb/s with next gen chip Highest Chip I/O Density 64Gb/s per mm2 20X higher than other solutions Passive optical links that stretch to Hundreds of Meters vs. Centimeters with Electronics Laser Matrix Photo Detectors Standard I/O

Scaling icPhotonics™ to 10 Tb and Beyond Scale-Up Increase Optical Speed 8 Gb/s Per Channel 32 Gb/s 4X 8X Next Gen: 10.7Tb/s SHIPPING Scale-Out Enlarge Optical Matrix 12 x 14 12 x 28 2X Today: 1.34Tb/s

Optical Interconnect features Direct Coupling to ASIC Chip Low energy consumption: 10pJ/bit (including SERDES) Patents Covering Technology & Processes Flexible form factor Ready for Mass Production

Challenges that had to be solved Standard wafer processes Flip-chip and reflow – standard equipment The optics created new challenges: Underfill Large format fiber-bundles Reliability

Agenda / Outline / Overview Introduction Underfill Fiber Bundle Assembly Reliability Results Summary

Underfill Challenges Some of the usual: But two new… Big die (>400 mm2), Large bump count (~7000) Different bump pitch across the die But two new… A hole in the middle of the die with tight tolerance on overflowing the optical dies Requires a strict control of surface state before applying underfill 20.1mm 20.5mm

Underfill Flow pattern – a complete rectangle around the chip (!) No void concern – air is escaping from the middle Solving the “overflow” issue – options*: Mechanical stop UV cure through the hole Quantity control Controlling the surface A better flow pattern control Enhance adhesion * Acknowledging the work by Karl Becker and his group at Fraunhofer-IZM

Surface issues Uncontrolled flow pattern Underfill delamination

Plasma treatment RF plasma MW plasma Physical ion bombardment Perpendicular impact (shadow) MW plasma Chemical reaction using free radicals More isotropic effects

Yield improvement (Underfill related failures)

Underfil summary Using MW plasma enabled to control the surface chemistry Un-orthodox underfill process presented

Agenda / Outline / Overview Introduction Underfill Fiber Bundle Assembly Reliability Results Summary

High-Density Fiber-Bundle The icPhotonics™ is always conjugated to a Fiber-Bundle The challenges: Easy to align (tolerances) Reliability Manufacturability Cost

Fiber-Bundle: Allignment and Reliability Two-lens system allows for loose tolerances and easy assembly Proprietary glue mixture and gluing process enables reliable connection Standard MT ferrule connector for easy connection to the back-plane.

Fiber-Bundle Assembly Si Template (cost, process control) Fiber-ribbons (manufacturability) Fiber insertion (gigs, ready for automation) Cover and glue

Fiber-Bundle - Summary In Production Acceptable price Qualified Reliable Two 12X14 fibers in bundle connecting modules through optical backplane

Agenda / Outline / Overview Introduction Underfill Fiber Bundle Assembly Reliability Results Summary

Reliability NEBS qualification \ Telcordia GR-63-CORE Optical dies Optical dies to ASIC Bundle assembly to PCB ASIC PCB Substrate Tx Rx (iii) Bundle assembly reliability Bundle (ii) Optical die to ASIC (i) Optical dies reliability

Optical Dies Reliability Commercial qualified components Accelerated aging Custom Si dies – each pixel operated and controlled, each die monitored Tested for optical power (VCSEL’s) and dark-current (PD). Infant mortality < 1% => no burn-in required (a) (b) (c) Fail criteria

Optical dies to ASIC - Reliability Custom Si and III-V DC dies Standard assembly – 25 units ( => 16,800 connections) TC (-400C / +800C, 1000 cycles)* Accelerated aging (1700C, 1300hrs – equivalent to 10 years normal operation)* NO FAILURES ! * Acknowledging the work by Hermann Oppermann and his group at Fraunhofer-IZM

Bundle assembly Reliability Temperature & Humidity: 250C – 550C 95% Temperature cycles: -200C – 600C (n=1000) – no failures Vibrations ±1 dB ±1 dB

Agenda / Outline / Overview Introduction Underfill Fiber Bundle Assembly Reliability Results Summary

Summary Several new aspects of icPhotonics™ based Optical Interconnect were demonstrated Using MW plasma to control surface chemistry enabling an un- orthodox underfill process Large-Format Fiber-Bundle assembly Reliability results presented icPhotonics™ Technology allows system designers to triple high-speed SERDES count into and out of the ASIC die, enabling more efficient systems, reducing energy demands and latency

Next step for more high BW interconnection High density, High speed Courtesy of J. Matsui, FUJITSU Laboratories LTD. Copyright 2014 FUJITSU Laboratories LTD.

Transition to Optical links borrowed from M. Duranton \ HIPEAC