Modifications to the DRS4’s code

Slides:



Advertisements
Similar presentations
1 jNIK IT tool for electronic audit papers 17th meeting of the INTOSAI Working Group on IT Audit (WGITA) SAI POLAND (the Supreme Chamber of Control)
Advertisements

MHSL - Dolphin Training Class
Chapter 7 RIP version 2.
A3016 and MAO test at CAEN Pigi, A. Boaino & CAEN.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
16/27/2015 3:38 AM6/27/2015 3:38 AM6/27/2015 3:38 AMTesting and Debugging Testing The process of verifying the software performs to the specifications.
Andrei Sukhanov, BNL 1 DAQ status. Performance of the Mercury part of the DAQ = 234 Hz. Receiving program on vmesparc receives the event from Mercury and.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
Chapter 4 TIMER OPERATION
MCU: Interrupts and Timers Ganesh Pitchiah. What’s an MCU ?
Some notes on ezTree and EMC data in MuDst Marco van Leeuwen, LBNL.
IT253: Computer Organization Lecture 3: Memory and Bit Operations Tonga Institute of Higher Education.
DAQ MICO Report Online Monitoring: –Status All histograms are now implemented Still not fully online –Only monitoring from data file (slightly offline,
STAR Analysis Meeting, BNL, Dec 2004 Alexandre A. P. Suaide University of Sao Paulo Slide 1 BEMC software and calibration L3 display 200 GeV February.
Introduction Advantages/ disadvantages Code examples Speed Summary Running on the AOD Analysis Platforms 1/11/2007 Andrew Mehta.
Making Good Code AKA: So, You Wrote Some Code. Now What? Ray Haggerty July 23, 2015.
The Alternative Larry Moore. 5 Nodes and Variant Input File Sizes Hadoop Alternative.
Time Management.  Time management is concerned with OS facilities and services which measure real time, and is essential to the operation of timesharing.
Basic Operation of a 555 Timer Threshold Control Voltage Trigger Discharge Reset Output.
STAR Event data storage and management in STAR V. Perevoztchikov Brookhaven National Laboratory,USA.
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
Paul Scherrer Institut 5232 Villigen PSI CHEP 2006 in Mumbay / / Matthias Schneebeli ROME CHEP 2006 Presented by Matthias Schneebeli a universally.
Using Banner Vision Products with OCS Controllers Ken Jannotta Jr. Horner APG August 2007.
Source Controller software Ianos Schmidt The University of Iowa.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Lab 12 :JK Flip Flop Fundamentals: Slide 2 Slide 3 JK Flip-Flop. JK Flip-Flop and waveform diagrams.
Software testing techniques Software testing techniques REGRESSION TESTING Presentation on the seminar Kaunas University of Technology.
Chapter 6: Modifying and Combining Data Sets  The SET statement is a powerful statement in the DATA step DATA newdatasetname; SET olddatasetname;.. run;
— Analog Devices Confidential Information — Applications Issues 1.
Mohit Aron Peter Druschel Presenter: Christopher Head
Lab 4 HW/SW Compression and Decompression of Captured Image
Results with the RPC system of OPERA and perspectives
Lecture 11: Sequential Circuit Design
Lab 08: SR Flip Flop Fundamentals:
Multi-Axis Tabular Loads in ANSYS Workbench
SS 2017 Software Verification Timed Automata
LATCHED, FLIP-FLOPS,AND TIMERS
REGISTER TRANSFER LANGUAGE (RTL)
Design Components are Code Components
Flip Flops Lecture 10 CAP
Baby-Mind SiPM Front End Electronics
An FPGA Implementation of a Brushless DC Motor Speed Controller
Chapter 6: Modifying and Combining Data Sets
Microcontroller Applications
Instructor: Alexander Stoytchev
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
“Golden” Local Run: Trigger rate = 28Hz
Chapter 5 Conclusion CIS 61.
ProtoDUNE SP DAQ assumptions, interfaces & constraints
Configuring EtherChannels and Switch Troubleshooting
FPGA Implementation of Multicore AES 128/192/256
Unit IV 555 Timer.
Instructor: Alexander Stoytchev
Some Important Techniques For Regression Testing That You Must Know.
Inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #21 State Elements: Circuits that Remember Hello to James Muerle in the.
Clock Domain Crossing Keon Amini.
Packetizing Error Detection
Asynchronous Serial Communications
Packetizing Error Detection
University of California Los Angeles
Registers.
Packetizing Error Detection
ECE 352 Digital System Fundamentals
ZDD status BESIII Collaboration Meeting, September 2012
ECE 352 Digital System Fundamentals
Applications Issues.
Applications Issues.
ECE 352 Digital System Fundamentals
Chapter 13: I/O Systems.
Software Development Techniques
Presentation transcript:

Modifications to the DRS4’s code Claudio – PPS meeting January 18, 2011

DRS4 Code Modification - Claudio Why Is Needed ? DAQ of two (many) DRS4’s, common trigger but running independently  event mismatch: while the second is writing out the waveforms, the first is ready to accept a trigger. And we do not know which DRS4 is “first”, so it it possible (and seen) automatic re-synchronization ! No electronics to hold the trigger until data fully saved (needed a Flip-flop set by the trigger and reset by the logical OR of all de-asserted BUSY from the DRS4’s) The mismatch rate is related to the speed of writing out data, slow in .xml format Jan 18, 2011 DRS4 Code Modification - Claudio

DRS4 Code Modification - Claudio Change #1 To preserve, at least offline, the synchronism of the data readout, it is needed an event by event trigger information  added the trigger time into the output .xml file Limitations: The default times in the DRS4 code are at the second level  intrinsically DAQ limit to 1 Hz The trigger times are software (when the DAQ receive a trigger), so they can have different delays in the two running DAQ (maybe still ok at the second level) It affects only one DRS4, mismatching still possible Jan 18, 2011 DRS4 Code Modification - Claudio

DRS4 Code Modification - Claudio Change #2 Hard to deal with a software trigger time: we tried to read it via a scope into a separate file, but the number of triggers was larger than the number of events in the output file  the matching is even more complicated Modified the trigger time as the ms level: it requires a deeper change (class private variables and methods and the use of different wxWidgets functions). A first version did not work since the code itself assumed trigger time changes of one second or more. New one still to be checked ! Jan 18, 2011 DRS4 Code Modification - Claudio

DRS4 Code Modification - Claudio Change #3 Useful to switch the output data from .xml the a much smaller and faster format as binary file, possibility already included in the DRS4 code Problem: it saves only the voltages relative to the waveforms of the active channels (no event serial number, no channel number, no x-axis values=times, ...) Added all the missing information (as compressed as possible). Still to be tested ... some problem reading the binary file (SOLVED!) Jan 18, 2011 DRS4 Code Modification - Claudio

DRS4 Code Modification - Claudio Conclusions The only way currently to prevent the event mismatch is to introduce a trigger dead time longer than the total time to write out all DRS4’s connected (how much should be established by running the code with a timer only for the save waveforms part) A trigger time is now present for each event (for sure at the second, μs level to be tested) We should drop the data output in the slow .xml format: either compressed formatted output (easy to implement) or binary file Jan 18, 2011 DRS4 Code Modification - Claudio