Safety Standards & Block-Block Interface Definitions

Slides:



Advertisements
Similar presentations
SWITCH-MODE POWER SUPPLIES AND SYSTEMS Silesian University of Technology Faculty of Automatic Control, Electronics and Computer Sciences Ryszard Siurek.
Advertisements

CMOS Logic Circuits.
LP33 Series UPS kVA 400Vac/CE
Designing a EMC Compatible Electronic Meter using AD7755 a.
ESE – Andrew Rusek Applications of Computer Modeling in Electromagnetic Compatibility (EMC) Tests (Part1) P8. Field Pattern of Three Radiating.
EDGE™ prepared by Prof. George Slack (EE) Copyright © 2006 Rochester Institute of Technology All rights reserved. Noise Immunity Transients and ESD Practical.
PDS secondo le IEC n.
Logic Families Introduction.
/1 Testing Harmonics and Flicker /1 Harmonics & Flicker Two different test standards: EN & EN EN controls.
1 Technical requirements on electrical goods for low voltage NV č. 17/2003 Sb. Dir. 2006/95/ES General requirements General requirements Goods or documentation.
Sensors are mostly electronic devices used to monitor or capture something.
Introduction to Engineering Lab 4 – 1 Basic Data Systems & Circuit Prototyping Agenda REVIEW OF LAB 3 RESULTS DEFINE a DATA SYSTEM  MAJOR TYPES  ELEMENTS.
Reproduction interdite © ALMA EUROPEAN CONSORTIUM Reproduction forbidden Design, Manufacture, Transport and Integration in Chile of ALMA Antennas Page.
Chapter 11 Logic Gate Circuitry.
Background information on GRE/2012/44 (EMC) Proposal for the 05 series of amendments of Regulation No. 10 October 2012 Informal document GRE (68th.
Electromagnetic Compatibility Test for CMS Experiment. Authors C. Rivetta– Fermilab F. Arteche, F. Szoncso, - CERN.
Prof R T KennedyEMC & COMPLIANCE ENGINEERING 1 EET 422 EMC & COMPLIANCE ENGINEERING.
DPCL Solid State Device Discrete Control Lecture.
Topic 1 Topic 1 Objectives Topic 2 Topic 2 Topic 3 Topic 3 Topic 4 Topic 4Menu.
Physical Properties of Logic Devices Technician Series Created Mar
J.PRAKASH.  The term power quality means different things to different people.  Power quality is the interaction of electronic equipment within the.
IEEE NPEC SC2 Equipment Qualification Electromagnetic Compatibility Compliance Type Test-Design Considerations- Installation and Mitigation Standard/Guidance.
Prepared By: Theo Laughner, PE
Introduction to Global AC Power
User Manual Product Specifications
Efficient Engineering teams fully specify before they design !!
Present P1 in Lab - Next Week 10 Minutes/Team
Welcome ! Capstone Design Lab is a new 4 credit course specifically aimed to give you industry design exposure in a design team atmosphere The course.
Welcome ! Capstone Design Lab is a newer 4 credit course specifically aimed to give you industry design exposure in a design team atmosphere The course.
Introduction to Global AC Power
Introduction to Global AC Power
Team #6: Transistor/Diode Curve Tracer
Chapter 06 Logic Gate Circuitry.
Requirements – Essential To Robust Product Design
Poolside Alarm Jay Bombien – BSEE Darren Pallesen- BSEE
Calorimeter Mu2e Development electronics Front-end Review
Presentation 3 – Team 6 Brian Gallert Detailed Block Design
Safety & EMC Standards & Block-Block Interface Definitions
No Lab Assignment for Next Week Mandatory Attendance
CPU1 Block Specifications
Requirements – Essential To Robust Product Design
Business Processes Organization and Roles
Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC
Basic Analog DFM Basic Digital DFM
Project Block Diagram Transmitter Receiver × 2 Input Device Protection
Open Book, Open Note 3-4 Multipart Questions
Safety & EMC Standards & Block Requirements
Team Introduction, Roles, Project Brainstorming
Efficient Engineering teams fully specify before they design !!
Presentation P2 System Design Preliminary Detailed Design
Logic Families Logic Family : A collection of different IC’s that have similar circuit characteristics The circuit design of the basic gate of each logic.
No Lab Assignment for Next Week Mandatory Attendance
Power Requirements Definitions & Logic
Test Requirements and Procedures
Lesson 9: Digital Input-Output Signal Interfacing
CMOS circuits and Logic families
CHAPTER 10 Power Supplies.
Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.
DC & AC METERS (continue)
MicroLogix Packaged Controllers
Chapter 1 Introduction to Electronics
Chapter – 2 Logic Families.
Electrical Characteristics Practice Problems 1
Model Output Current Battery Life BATPSU VDC 2A 1.2Ah BATPSU VDC 2.3Ah
Chapter 14.
74LS245: 3-State Octal Bus Transceiver
Chris Farrar Hex Inverter – 7404, 74LS04, and 7405
Introduction to EMC Standards, Tests, Equipment and Strategies
PowerLogic™ offer for the basic metering market
Noise Margin Definition
Presentation transcript:

Safety Standards & Block-Block Interface Definitions 318-595 Lab 2A Safety Standards & Block-Block Interface Definitions Objectives Introduction to Global Safety Standards Determine the product main applicable safety standards Update-Associate PL to Block Level Standard Requirements Deliverable 1 (Team Deliverable) Find and Document at least 3 Safety Standards applicable to your product using at least 1 from UL Find and Document at least 2 Specific Safety Devices that you will incorporate in your design and where they will be used Capture 1 and 2 above on at least 1 Product Safety Slide summarizing the above Safety Standards and Devices – Add this slide to your overall presentation

Block Interface Signals 318-595 Lab 2A Block Interface Signals Deliverable 2 – Individual Assignment for Block Owners For Each Design Block: Define and document all of your Block-Block Interface Signals in the spreadsheet template included within the 3 main areas: Power Signals including Power Consumed, Power Supplied Digital Interface Signals (including busses) Analog Interface Signals Review ALL “Inter-block” signals and document Approval and “OK” in your spreadsheets to record signal agreements. See attached Block Interface Signal Table Excel Tool Summary Tab is Locked Data Flows from Power, Digital and Analog Tabs Some Cells have pull-down selections, Others are Free Form Values BLOCK OUTPUTS NEED TO AGREE WITH BLOCK INPUTS !!! Deliverables for each block include: Block Interface Excel File – Electronic Powerpoint Summary Slide – Electronic and Paper

Block Signal Table: Power 318-595 Lab 2A Block Signal Table: Power Power Signal Design Guidelines Assume ALL Blocks will consume and/or provide power Consumers must provide worst case demand to Providers (owners) Blocks that supply power may also consume it and must allow for their inefficiencies If you have bipolar (+/-) analog signals you will need split supplies Power Supply Margin = ~50% Try to keep DC voltage supplies at standard values including 3.3, 5, 9 and 12 VDC Must specify both nominal and range of voltages Must specify maximum total current for each voltage Frequency range for AC voltages Specify % regulation and max voltage ripple for DC voltages Must specify Block-Block Interconnect Means for each signal If a digital signal is also a power signal, treat it as a power signal

Block Signal Table: Digital 318-595 Lab 2A Block Signal Table: Digital Digital Signal Design Guidelines A digital signal is one that conveys two levels of information (ie; 1/0, On/Off, etc) Must classify direction from your block: Input, Output or Bidirectional Must specify Block-Block Interconnect Means for each signal For Inputs classify as Standard or Schmitt Trigger Inputs must have Vih, ViL, (or Vth), Iih and IiL limits For Outputs classify as Totem Pole, Open Collector, or Tristate Outputs must have Voh, VoL, Ioh and IoL limits If unsure, start by assuming Std TTL levels, Std Input, Totem Pole Output Std TTL: Vih => 2.0V, ViL <= 0.8V, Iih <= 40uA, IiL <= -1.6mA; Voh => 2.4V, VoL <= 0.4V, Ioh <= -400uA, IoL <= 16mA For noisy or slow transition digital signals, use a Schmitt trigger input Consider optical isolation when digital signals are needed to control or sense power electronics or high voltage electronics

Block Signal Table: Analog 318-595 Lab 2A Block Signal Table: Analog Analog Signal Design Guidelines By default if a signal is not a Power signal, nor a Digital signal it becomes an analog signal Classify direction of the signal with respect to the block, Input, Output or BiDir Must specify Block-Block Interconnect Means for each signal Classify the coupling of the signal as Direct, Capacitive, Xfmr or Other Classify the maximum voltage (amplitude), use peak values not RMS For input signals, classify the min-max input impedance the signal will be loaded with For output signals, classify the min-max output impedance the signal will be driven from Classify the min-max frequency range for the signal Finally list any appreciable leakage current allowed for the signal if applicable

Block Signal Table: Summary 318-595 Lab 2A Block Signal Table: Summary This tab is locked and all information flows from individual Power, Digital and Analog Tabs

EMC and Block Interface Signals 318-595 Lab 2B EMC and Block Interface Signals Objectives Introduction to Electromagnetic Compatibility Stds Introduction to Global AC Power and Stds Document Applicable EMC Stds Update your requirements at product and block level inputs to account for proper power and EMC specifications Deliverable – Team & Individual Assignment Update your Product Level Requirements to include all applicable EMC Stds your product should be tested to and the accompanying association to each of your Blocks – See List Develop 1-2 slides describing overall product level EMC requirements as well as standard requirements for power inputs Update the Excel Requirement Spreadsheet with the above and submit

EMC Standards Summary 318-595 Lab 2B US/FCC: 47 CFR 15 - Radio Frequency Devices 47 CFR 18 - Industrial Scientific and Medical Equipment IEC: 60601-1-2 Electromagnetic compatibility - Requirements and tests 61000-3-2 EMC Part 3: Limits - Section 2: Limitation of harmonics in low-voltage supplies <16A 61000-3-3 EMC Part 3: Limits - Section 3: Limitation of voltage fluctuations and flicker in low-voltage supplies <16A 61000-3-5 EMC Part 3: Limits - Section 5: Limitation of voltage fluctuations and flicker in low-voltage supplies >16A 61000-4-1 EMC Part 4: Test/measurement techniques - Section 1: Overview of immunity tests 61000-4-2 EMC Part 4: Test/measurement techniques - Section 2: ESD immunity tests 61000-4-3 EMC Part 4: Test/measurement techniques - Section 3: Radiated radiofrequency immunity tests 61000-4-4 EMC Part 4: Test/measurement techniques - Section 4: Electrical fast transient/burst immunity tests 61000-4-5 EMC Part 4: Test/measurement techniques - Section 5: Surge immunity tests 61000-4-6 EMC Part 4: Test/measurement techniques - Section 6: Conducted radiofrequency immunity tests 61000-4-7 EMC Part 4: Test/measurement techniques - Section 7: General guide on harmonics measurement and instrum. 61000-4-8 EMC Part 4: Test/measurement techniques - Section 8: Power frequency magnetic field immunity tests 61000-4-9 EMC Part 4: Test/ measurement techniques - Section 9: Pulsed magnetic field immunity tests 61000-4-10 EMC Part 4: Test/measurement techniques - Section 10: Damped oscillatory magnetic field immunity tests 61000-4-11 EMC Part 4: Test/measurement techniques - Section 11: Voltage dips, short interruptions and variations CISPR: 11 Limits and methods of measurement for Industrial, Scientific and Medical Equipment 16 Specifications for Radio Interference Measuring Apparatus and Measurement Methods 22 Limits and Methods of Measurements of Radio Interference of Information Technology Equipment For all applicable Stds, your Product Level Requirements should include Engineering Test Limits in addition to Certification Test Limits