Altera Stratix II FPGA Architecture

Slides:

Advertisements

Similar presentations

High Performance Computer Architecture Lesson 60: Introduction to FPGAs All copyrighted figures are copyright of respective authors. Figures may be reproduced.

Advertisements

ECE 506 Reconfigurable Computing ece. arizona

PCI Express® technology in 28-nm FPGAs

Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.

Lecture 7 FPGA technology. 2 Implementation Platform Comparison.

Architectural Improvement for Field Programmable Counter Array: Enabling Efficient Synthesis of Fast Compressor Trees on FPGA Alessandro Cevrero 1,2 Panagiotis.

A Survey of Logic Block Architectures For Digital Signal Processing Applications.

Lecture 2: Field Programmable Gate Arrays I September 5, 2013 ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I.

Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Programmable logic and FPGA

Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Mid-Term Presentation.

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

© 2008 Altera Corporation—Public High-Performance Embedded Computing Workshop September 2008 Impact on High-Performance Applications: FPGA Chip Bandwidth.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.

Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.

Philip Brisk 2 Paolo Ienne 2 Hadi Parandeh-Afshar 1,2 1: University of Tehran, ECE Department 2: EPFL, School of Computer and Communication Sciences Efficient.

USB 3.0 write blocker Members: Chen Zhao Elphas Sang Yan Fang Advisors: Dr. Zhao Zhang Client: Electronic Crime Institute - Des Moines Area Community College.

By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)

Computer Architecture. “The design of a computer system. It sets the standard for all devices that connect to it and all the software that runs on it.

Ch.9 CPLD/FPGA Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.

Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.

Tutorial on using the DE2i-150 development board

The Computer Systems. Computer System CPU Is the brain of the PC. All program instructions are run through the CPU Control Unit This decodes and executes.

ECEn 191 – New Student Seminar - Session 9: Microprocessors, Digital Design Microprocessors and Digital Design ECEn 191 New Student Seminar.

Network Communications: Chapter 3 Introduction to Computer Architecture.

J. Christiansen, CERN - EP/MIC

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Configuration Bitstream Reduction for SRAM-based FPGAs by Enumerating LUT Input Permutations The University of British Columbia© 2011 Guy Lemieux Ameer.

BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

ECEn 191 – New Student Seminar - Session 6 Digital Logic Digital Logic ECEn 191 New Student Seminar.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.

CEC 220 Digital Circuit Design Programmable Logic Devices

1 Conduant Mark5C VLBI Recording System 7 th US VLBI Technical Coordination Meeting Manufacturers of StreamStor ® real-time recording products

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Modern FPGA architecture.

Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.

Embedded Systems Design with Qsys and Altera Monitor Program

Philip Brisk 2 Paolo Ienne 2 Hadi Parandeh-Afshar 1,2 1: University of Tehran, ECE Department 2: EPFL, School of Computer and Communication Sciences Improving.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Data Stream Managing Unit Intermediate Presentation Advisor : Vitaly Spector Students : Neomi Makleff Hadas Azulay Lab : High Speed Digital Systems.

System on a Programmable Chip (System on a Reprogrammable Chip)

Issues in FPGA Technologies

A Partial Reconfiguration Controller for Altera Stratix V FPGAs

Lab 0: Familiarization with Equipment and Software

Introduction to Programmable Logic

Presentation on FPGA Technology of

Give qualifications of instructors: DAP

Head-to-Head Xilinx Virtex-II Pro Altera Stratix 1.5v 130nm copper

ENG3050 Embedded Reconfigurable Computing Systems

Exploiting Fast Carry Chains of FPGAs for Designing Compressor Trees

ELEN 468 Advanced Logic Design

Instructors: Randy H. Katz David A. Patterson

Topics Antifuse-based FPGA fabrics: Flash-based FPGAs Actel.

Basic Adders and Counters Implementation of Adders

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

NetFPGA - an open network development platform

Surrogate Modeling for Predicting FPGA Place and Route

SE-1011 Slide design: Dr. Mark L. Hornick Instructor: Dr. Yoder

Programmable logic and FPGA

Presentation transcript:

Altera Stratix II FPGA Architecture The basic “Adaptive Logic Module (ALM) Block Diagram” Note the fast adder carry chain (does not require going out to programmable switch boxes)

ALM Flexibility Each ALM can be configured to one or two logic functions

ALM Flexibility

ALM Flexibility

Connectivity Between ALMs

Latest Stratix 10 Altera Stratix 10 GX 5500/SX 5500 FPGAs implemented in 14 nm process Contains 1,867,680 ALMs, which can implement roughly 5,510,000 logic elements (logic gates). Contains 7,470,720 ALM registers Also contains Quad ARM Cortex-A53 CPU cores

Integrated Quad ARM Cores

Many Built-In Interfaces Modern FPGAs have many built-in interfaces. DRAM PCI Express USB SATA (disk drives) etc Makes them easy to integrate into compute environments