Roadmap History Synchronized vs. Asynchronous overview How it works

Slides:

Advertisements

Similar presentations

DNA Computing with Logic Gates. Traditional Logic Gates An XOR Gate Implementation:

Advertisements

1 Chapter 1 Why Parallel Computing? An Introduction to Parallel Programming Peter Pacheco.

Parallel I/O Interface Memory CPUI/OTransducer Actuator Output Device Input Device Parallel Interface Microprocessor / Microcontroller Direct memory access(DMA)

Integrated Digital Electronics Module 3B2 Lectures 1-8 Engineering Tripos Part IIA David Holburn January 2006.

Digital Integrated Circuits© Prentice Hall 1995 Timing ISSUES IN TIMING.

1 Clockless Logic Montek Singh Thu, Jan 13, 2004.

Processor Technology and Architecture

ELEC 6200, Fall 07, Oct 24 Jiang: Async. Processor 1 Asynchronous Processor Design for ELEC 6200 by Wei Jiang.

Low Power Design for Wireless Sensor Networks Aki Happonen.

Chapter 1. Introduction This course is all about how computers work But what do we mean by a computer? –Different types: desktop, servers, embedded devices.

Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.

Successor of the Transistor

Multi-core processors. History In the early 1970’s the first Microprocessor was developed by Intel. It was a 4 bit machine that was named the 4004 The.

Computer performance.

Processing Devices.

Digital System Bus A bus in a digital system is a collection of (usually unbroken) signal lines that carry module-to-module communications. The signals.

Multi Core Processor Submitted by: Lizolen Pradhan

Clockless Chips Date: October 26, Presented by:

1 Seminar on High-Speed Asynchronous Pipelines Montek Singh Thursdays 10-11, SN325.

Paper review: High Speed Dynamic Asynchronous Pipeline: Self Precharging Style Name : Chi-Chuan Chuang Date : 2013/03/20.

RISC By Ryan Aldana. Agenda Brief Overview of RISC and CISC Features of RISC Instruction Pipeline Register Windowing and renaming Data Conflicts Branch.

Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.

Parallel Processing Sharing the load. Inside a Processor Chip in Package Circuits Primarily Crystalline Silicon 1 mm – 25 mm on a side 100 million to.

Chapter 1 Performance & Technology Trends Read Sections 1.5, 1.6, and 1.8.

12004 MAPLD: 153Brej Early output logic and Anti-Tokens Charlie Brej APT Group Manchester University.

Reader: Pushpinder Kaur Chouhan

순천향대학교 정보기술공학부 이 상 정 1 1. Computer Abstractions and Technology.

 Introduction to SUN SPARC  What is CISC?  History: CISC  Advantages of CISC  Disadvantages of CISC  RISC vs CISC  Features of SUN SPARC  Architecture.

MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.

Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.

Overview of VLSI 魏凱城彰化師範大學資工系. VLSI  Very-Large-Scale Integration Today’s complex VLSI chips  The number of transistors has exceeded 120 million 

CS203 – Advanced Computer Architecture

Clockless Chips Under the esteemed guidance of Romy Sinha Lecturer, REC Bhalki Presented by: Lokesh S. Woldoddy 3RB05CS122 Date:11 April 2009.

Intel’s 3D Transistor BENJAMIN BAKER. Where we are headed  What is a transistor?  What it is and what does it do?  Moore’s Law  Who is Moore and what.

Submitted by Abi Mathew Roll No:1

Implementation of LFSR Counter Using CMOS VLSI Technology.

Internal hardware of a computer Learning Objectives Learn how the processor works Learn about the different types of memory and what memory is used for.

Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and from the Patterson and Hennessy Text.

Summary Remaining Challenges The Future Messages to Take Home.

Interconnection Structures

Welcome To Seminar Presentation Seminar Report On Clockless Chips

Other Approaches.

Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips, adapter.

Asynchronous Interface Specification, Analysis and Synthesis

Inc. 32 nm fabrication process and Intel SpeedStep.

Multi-core processors

Recap: Lecture 1 What is asynchronous design? Why do we want to study it? What is pipelining? How can it be used to design really fast hardware?

The University of Adelaide, School of Computer Science

Multi-core processors

Architecture & Organization 1

Circuits and Interconnects In Aggressively Scaled CMOS

Processor Organization and Architecture

Scalable Processor Design

64 BIT COMPUTING By: Kapil Kaushik VIII Sesmester(IT)

Architecture & Organization 1

BIC 10503: COMPUTER ARCHITECTURE

Parallel Processing Sharing the load.

Overview of VLSI 魏凱城彰化師範大學資工系.

Transistors on lead microprocessors double every 2 years Moore’s Law in Microprocessors Transistors on lead microprocessors double every 2 years.

Asynchronous CPUs Peter Ding.

Central Processing Unit

Pipeline Principle A non-pipelined system of combination circuits (A, B, C) that computation requires total of 300 picoseconds. Comb. logic.

Emerging Technologies of Computation

Computer Evolution and Performance

Clockless Logic: Asynchronous Pipelines

A Quasi-Delay-Insensitive Method to Overcome Transistor Variation

Intel CPU for Desktop PC: Past, Present, Future

Chapter 2: Performance CS 447 Jason Bakos Fall 2001 CS 447.

Early output logic and Anti-Tokens

Course Code 114 Introduction to Computer Science

Presentation transcript:

Roadmap History Synchronized vs. Asynchronous overview How it works Benefits of clockless chips Limitations of clockless chips Potential for the future

How fast is your computer? Speed of clock Billionth of a second long All operations governed by speed of clock Many operations take different speeds Must be coordinated

History Asynchronous design considered in 1946 by Alan M. Turing David A. Huffman and David E. Muller ILLIAC II (1962) Was not reliable with technology of the time Vacuum tubes and relay circuits Moore's law

Disadvantages of clock Process of diminishing returns Slowest process governs speed Clock runs during idle time Increased power consumption Speed of light

Asynchronous Processor Event driven System of local handshaking No global clock Needs way govern processes Signals indicate completion Employes Rendezvous and Arbiter gates

Asynchronous Processor (cont.) State of circuit changes instantly with signal Varying speed patterns results in varying electromagnetic waves Design must account for speed patterns

Asynchronous Processor (cont.) Without clock, must know when operation is done Dual-rail circuits Yes, no, or no answer yet

Delay-Intensive Model Makes no assumptions All transistors must be acknowledged

Principle of their advantages Variable length processes division

Do they exist? ARM Holdings and Handshake Solutions Philips ARM996HS Proposed for use in automotive/medical equipment Philips Pagers Intel, IBM, Sun

Benefits of Clockless chips Executing of individual functions does not wait for next clock pulse Up to 3 times faster Less power consumption Idle time Lower electromagnetic pulse

Limitations Lack of automated designing/testing tools Strict attention to physical design Lengths of wires, logical gates Predicting complex sequences and coordinating

Inhibitors of Development Pace of market competition Education Synchronous easier to test

Conclusion Many advantages over synchronous Handshakes and coordination circuits Implementation lengthy, lack of resources Physical limitations of clock

References http://iqmagazineonline.com/IQ/IQ17/LowRes. pdfs/Pgs20-24_IQ17.pdf http://www.technologyreview.com/featured- story/401226/its-time-for-clockless-chips/2/ http://www-classes.usc.edu/engr/ee- s/552/coursematerials/ee552-H5.pdf http://www.youtube.com/watch?v=xXL8oYmkt qM&feature=related http://www.eetimes.com/electronics- products/processors/4082174/ARM-offers- first-clockless-processor-core http://www.scribd.com/doc/19613420/Cockless -Chip