Data transmission characterization with underwater copper link

Slides:



Advertisements
Similar presentations
LVDS 280MHZ link SPD VFE  PS VFE
Advertisements

DESIGN CHALLENGES OF AN ADVANCED SPACEWIRE ASSEMBLY FOR HIGH SPEED INTER-UNIT DATA LINK Joachim Mueller, W.L. Gore&Associates
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
B. Hall June 14, 2001Pixel ReadoutPage 1 Goals Look at two word synchronization techniques. Look at signal integrity of LVDS transmission at receiving.
© H. Heck 2008Section 4.11 Module 4:Metrics & Methodology Topic 1: Synchronous Timing OGI EE564 Howard Heck.
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Status of the “Digital EMC project” Junfeng Zhou Wim Dehaene.
VLNvT workshop Amsterdam October 5-8th 2003 P. Lamare SACLAY DSM/DAPNIA Experience with electro-optic cable Wet mateable connection.
Lecture 4b Fiber Optics Communication Link 1. Introduction 2
EVLA Fiber Selection Critical Design Review December 5, 2001.
Copyright CCNA 1 Chapter 4, Part 1 Cable Testing By Your Name.
CCNA 1 Module 4: Cable Testing.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
1 CCNA SEMESTER 1 V 3.0 CHAPTER 4 – Cable testing.
NESCOT CATC1 Cable Testing CCNA 1 v3 – Module 4. NESCOT CATC2 Waves 1. The _________ of the waves is the amount of time between each wave, measured in.
1 CISCO NETWORKING ACADEMY PROGRAM (CNAP) SEMESTER 1/ MODULE 4 Cable Testing.
SJD/TAB1 EVLA Fiber Selection Critical Design Review December 5, 2001.
Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond.
SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.
Physical Layer Update – EWG Presenting: Ian Colloff, EWG.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu Ohad Fundoianu.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.
1 Strategies for Coping with Non-linear and Non-time Invariant Behavior for High Speed Serial Buffer Modeling Richard Mellitz Results from DesignCon2008.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
CCNA1 v3 Module 4 v3 CCNA 1 Module 4 JEOPARDY S Dow.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
Level 2 Electromagnetism Laboratory Experiment
Module 4 Cable Testing.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
1 Homework #5 A bit error rate tester (BERT) Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
The sector of the Antares line to be deployed in the NEMO site Davide Piombo – INFN sez. Genova
NA62 GigaTracKer Working Group meeting December 13, 2011 Matthew Noy & Michel Morel Status of test for GTK carrier and components.
1 S. Russo, F. Ameli KM3Net WP3-WP5 Joint Meeting :: Paris :: February 2009 Copper backbone data transmission system: first results.
Piero Belforte 2010 : WE WERE PIONEERS, EARLY APPLICATIONS OF DIGITAL WAVE SIMULATORS (CSELT,YEARS 70s)
The AM Chip Ser/Des IP Protocol – Test Procedure Matteo Beretta
F. Odorici - INFN Bologna
Lecture 2 Transmission Line Characteristics
Day 38: December 4, 2013 Transmission Lines Implications
Computer Data Communication
Gigabit Ethernet An Affordable Solution
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
CMA46 Questions & Answers.
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
CLOCK measurements.
Senior Design 4006C Group G7 Background Report
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Chapter 7 Basic System Design.
Design of Optical Digital Transmission Systems
Homework #5 A bit error rate tester (BERT)
Chapter 7 Basic System Design.
Gigabit Ethernet Progress Report ECE 4006 Harsh Sopory
Impact of Serializer/Deserializer Architecture on ETD High-Speed Links
Powerline Communications: Channel Characterization and Modem Design
Important Concepts at the Physical Layer
Receiver Circuit Testing
Receiver Circuit Testing
Test Bench for Serdes Radiation Qualification
Design of Optical Digital Transmission Systems
XMBTM Product 10 Gbps Backplane using Multiwire ® Technology
Twinax A Twinax is a dual coaxial cable with a common shield (“Extension” of TWP). 3 custom prototypes were produced for R&D purposes. Currently Cu wire.
The AM Chip Ser/Des IP Protocol – Test Procedure Matteo Beretta
NETWORK COMPONENTS PHYSICAL MEDIA
Talal Jaafar Ibrahima Bela Sow Mohammad Faisal Zaman
Physical Media PHYSICAL MEDIA.
Progress on the 40 MHz SEU Test System based on DE2 Board
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

Data transmission characterization with underwater copper link Paris, October 15, 2008 Data transmission characterization with underwater copper link F. Gensolen CPPM electronics group

Summary Objective: >> study the behavior and performances of the state of the art underwater copper cables and connectors for high speed data transmission (gigabit), >> characterize both on the table and under pressure (in situ). Actions : >> Define the state of the art underwater copper links (including connectors) >> Build the setups to characterize these copper links : 1. Impedance profile along the link (cable + connectors) + average impedance 2. S-Parameters 4. Real data transmission test 5. Characterization of the data transmission (BER, eye diagram, jitter) The measurements we target in order to characterize the quality of the link and the quality of the data transmission are the following:

Copper link state of the art MacArtney Ethernet Instrumentation cable (Seacon unavailable) 1 bar 200 bar 600 bar

MacArtney P-31000 cable specs Not state of the art cable but a good opportunity to start tests

Impedance measurements Instrument and setup One important parameter to transmit electrical data correctly is the impedance. We have measured the impedance profile along the connection (including connectors and cable) during a pressure cycle from 1 to 310 bar. The setup has been installed at Ifremer Brest (France). Antares like connectors

Impedance profile Results for a first pressure cycle from 1 to 310 bar As the cable length remains the same during the experiment, it shows that the propagation time depends on the pressure !..

Average impedance variations Results for a first pressure cycle from 1 to 310 bar (1hour@310 bar) The cable impedance changes with pressure !..

S-parameters Setup Important insights into the cable behavior can be achieved through frequency domain analysis in addition to a characterization in the time domain.

S-parameters First measurements up to 100 MHz

Data transmission test Setup In order to characterize the data transmission over this cable and connectors, we have carried out a real data transmission using : >> TI board based on TLK2501 serdes as a pseudo-random generator with a BIST test mode (from 600 Mbps up to 2.5 Gbps) >> NS DriveCable board with buffer and equalizer (150 Mbps up to 1.5 Gbps).

Data transmission test Specifications of critical components (buffer and equalizer) Buffer (DS15BA101) Equalizer (DS15EA101) Power @1.25 Gbps (mW) 142 198 Timing Transition time low >> high typ / max (ps) 120 / 220 100 / 220 Transition time high >> low Total jitter @1.5 Gbps (typ) 26 ps 0.25 UI = 166 ps (cat 5e, 25m) Maximum cable loss 35 dB @ 750 MHz

Data transmission test Setup

Data transmission test Data transmission OK @ 800 Mbps with 50 m of P-31000 cable

Data transmission characterization Setup In order to have an indication of the performance margin of the data transmission (bit error rate, total jitter, eye opening..) we use the Lecroy SDA11000 serial data analyser to characterize signals coming out of the cable. The setup includes : >> TI board based on TLK2501 serdes as a pseudo-random generator (from 600 Mbps up to 2.5 Gbps) >> NS DriveCable board with buffer and equalizer (150 Mbps up to 1.5 Gbps) >> LeCroy SDA11000 serial data analyzer. Digital pattern generator HP-81110 Buffer Serial data analyzer Clock LeCroy SDA11000 DriveCable TLK2501 Equalizer

Data transmission characterization Example of results @2 Gbps with standard coaxial cable Eye diagram Jitter amplitude vs. time Jitter dispersion BER (bathtub curve)

Summary of measurements Measurements for copper link characterization : 1>> Impedance profile along the underwater link (cable + connectors) and average impedance of the cable 2>> S-Parameters 3>> Real data transmission tests 4>> Characterization of the data transmission (BER, eye diagram, jitter) Physical modeling for simulations Data transmission characterization

Conclusions 1>> MacArtney Instrumentation cable with connectors is the state of the art copper link available >> purchased and waiting for them (December) 2>> First pressure measurements on the P-31000 MacArtney underwater cat 5 copper cable showed that characteristics changed with pressure 3>> All the electronic and instrumental setups are ready for a complete characterization of the links, both on the table and in hyperbaric tank (January).