PANDA collaboration meeting FEE session

Slides:



Advertisements
Similar presentations
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Advertisements

Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
GBT Interface Card for a Linux Computer Carson Teale 1.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
ALICE Rad.Tolerant Electronics, 30 Aug 2004Børge Svane Nielsen, NBI1 FMD – Forward Multiplicity Detector ALICE Meeting on Rad. Tolerant Electronics CERN,
SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Data Acquisition Backbone Core J. Adamczewski-Musch, N. Kurz, S. Linev GSI, Experiment Electronics, Data processing group.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
The GBT, a Proposed Architecture for Multi-Gb/s Data Transmission in High Energy Physics P. Moreira CERN – Geneva, Switzerland Topic Workshop on Electronics.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
The Past... DDL in ALICE DAQ The DDL project ( )  Collaboration of CERN, Wigner RCP, and Cerntech Ltd.  The major Hungarian engineering contribution.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
Ken Wyllie, CERN Tracker ASIC, 5th July Overview of LHCb Upgrade Electronics Thanks for the invitation to Krakow!
DAQ Overview + selected Topics Beat Jost Cern EP.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
COMPASS DAQ Upgrade I.Konorov, A.Mann, S.Paul TU Munich M.Finger, V.Jary, T.Liska Technical University Prague April PANDA DAQ/FEE WS Игорь.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
Mitglied der Helmholtz-Gemeinschaft MicroTCA at the Multiplexing Level of the PANDA STT and the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
DHH at DESY Test Beam 2016 Igor Konorov TUM Physics Department E18 19-th DEPFET workshop May Kloster Seeon Overview: DHH system overview DHE/DHC.
M. Tiemens, M. Kavatsyuk KVI, University of Groningen EMC Front-End Electronics for the Preassembly.
Counting Room Electronics for the PANDA MVD
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
Modeling event building architecture for the triggerless data acquisition system for PANDA experiment at the HESR facility at FAIR/GSI Krzysztof Korcyl.
Valérie Chambert and Joël Pouthas
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
The Data Handling Hybrid
LHCb and InfiniBand on FPGA
The Jülich Digital Readout System for PANDA Developments
Modeling event building architecture for the triggerless data acquisition system for PANDA experiment at the HESR facility at FAIR/GSI Krzysztof Korcyl.
Electronics Trigger and DAQ CERN meeting summary.
Possible contribution of Pisa on pixel electronics R&D
Future Hardware Development for discussion with JLU Giessen
The Data Handling Hybrid
Multiplexing Level for the PANDA MVD
LHC experiments Requirements and Concepts ALICE
DHH progress report Igor Konorov TUM, Physics Department, E18
Electronics, Trigger and DAQ for SuperB
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
Kostas Manolopoulos Tasos Belias
GBT-FPGA Interface Carson Teale.
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
Example of DAQ Trigger issues for the SoLID experiment
John Harvey CERN EP/LBC July 24, 2001
New DCM, FEMDCM DCM jobs DCM upgrade path
PID meeting Mechanical implementation Electronics architecture
The LHCb Front-end Electronics System Status and Future Development
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

PANDA collaboration meeting FEE session Communications EMC meeting EMC group assigned Myroslav Kravtsyuk as responsible for EMC readout electronics Work Packages for development of EMC readout defined Many packages got responsible institutes Other detector groups should define work packages and assign responsible institutes - can be discussed in Rauischholzhausen MVD group triggered discussion about GBT usage in PANDA Meeting with CERN Microelectronic group on March 4-th FE/TDAQ workshop in Rauischholzhausen April 14-17 Registration for the workshop: https://indico.gsi.de/conferenceDisplay.py?confId=911 March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session Motivation Some PANDA detectors and readout circuits will be exposed to high particle flux MVD Planar GEM TPC (?) EMC (?) MVD group, lacking manpower, looks for a ready to use solution for high speed optical link Possible solution: GBT – Radiation hard high speed optical link March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

Usage of FPGA resources March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session March 9-th 2010 PANDA collaboration meeting FEE session

DAQ Architecture GBT SODA functions: provision of absolute time- common clock synchronization with beam structure data flow control (throttling) GBT Detector Frontends Data Concentrator First Stage Super burst Builder Second Stage Super burst Builder Compute Nodes SODA DAQ : Beam structure : 2 us burst + 400 ns pause Super burst : 500 us Data block corresponds to one burst Superblock corresponds to 500 us beam DAQ builds super bursts by Round Robin algorithm 200 GB/s sustained data rate March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session GBT and PANDA GBT - interface between Data Concentrator and FEE compatibility with SODA ? GBT frequency 160MHz but it can run with 155.76 MHz ….. compatibility with FEE GBT implementation requires significant hardware resources POWER, FPGA Even having VHDL code porting to particular FPGA and maintenance of code to be considered GBT to be used only for FEE where commercial components can not be used -> two types of serial link protocols between FEE and Data Concentrator -> GBT based Data Concentrator module March 9-th 2010 PANDA collaboration meeting FEE session

PANDA collaboration meeting FEE session To do list Verify compatibility with SODA - Igor Verify compatibility with FEE - MVD group Assign responsibility for Data Concentrator module development Check if any other detector groups interested in RadHard optical links Check for alternative radiation hard serial links March 9-th 2010 PANDA collaboration meeting FEE session