Computer Architecture & Operations I

Slides:



Advertisements
Similar presentations
Random-Access Memory (RAM)
Advertisements

Overview Programmable Implementation Technologies (section 6.8)
Functions and Functional Blocks
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
CPEN Digital System Design
Parity. 2 Datasheets TTL:  CMOS: 
Chapter 6 – Selected Design Topics Part 4 – Programmable Implementation Technologies Logic and Computer Design Fundamentals.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Combinational Circuit – MSI Circuit ENCODER With the aid of K-map (don’t care situation), we can get D 0 =
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
Multiplexers, Decoders, and Programmable Logic Devices
Digital Logic Design Lecture 18. Announcements HW 6 up on webpage, due on Thursday, 11/6.
TDC 311 Digital Logic. Truth Tables  AND  OR  NOT  NAND  NOR  XOR  XNOR.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
9/20/6Lecture 3 - Instruction Set - Al1 Address Decoding for Memory and I/O.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 27.1 Implementing Digital Systems  Introduction  Semiconductor Memory 
Random-Access Memory (RAM)
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
Integrated Circuits. Integrated Circuit (IC) A silicon crystal (chip) containing electronic components that create the logic gates we’ve been looking.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Digital Components and Combinational Circuits Sachin Kharady.
1 DIGITAL ELECTRONICS. 2 OVERVIEW –electronic circuits capable of carrying out logical (boolean) and arithmetic operations on information stored as binary.
CSET 4650 Field Programmable Logic Devices
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
Chapter
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /05/2013 Lecture 4: Basics of Logic Design Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER.
Integrated Circuits. Integrated Circuit (IC) A silicon crystal (chip) containing electronic components that create the logic gates we’ve been looking.
Memory 10/27/081ECE Lecture. Memory Memory Types Using memory to implement logic functions 10/27/082ECE Lecture.
Appendix C Basics of Digital Logic Part I. Florida A & M University - Department of Computer and Information Sciences Modern Computer Digital electronics.
IC design options PLD (programmable logic device)
Lecture 24: 12/3/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
Digital Logic Design Lecture # 13 University of Tehran.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Lecture 23: 11/26/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Programmable Logic Devices
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
Appendix C Basics of Logic Design. Appendix C — Logic Basic — 2 Logic Design Basics §4.2 Logic Design Conventions Objective: To understand how to build.
Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.
1 Programmable Logic There are other ways to implement a logic function than to hook together discrete 74XX packages or create a custom Integrated Circuit.
Memory and Programmable Logic
ETE Digital Electronics
Computer Architecture & Operations I
Computer Architecture & Operations I
Overview Part 2 – Combinational Logic Functions and functional blocks
Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.
Transistors and Logic Circuits
Transistors and Logic Circuits
Overview The Design Space Programmable Implementation Technologies
Computer Architecture & Operations I
Logic and Computer Design Fundamentals
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
ECE 434 Advanced Digital System L03
Computer Architecture & Operations I
Interfacing Memory Interfacing.
CPE/EE 422/522 Advanced Logic Design L02
Appendix D Mapping Control to Hardware
حافظه و منطق قابل برنامه ریزی
ECE434a Advanced Digital Systems L02
حافظه و منطق قابل برنامه ریزی
Programmable Configurations
Chapter 3 – Combinational Logic Design
CSC 220: Computer Organization Logic Gates and Functions
Part I Background and Motivation
COMS 361 Computer Organization
1.Introduction to Advanced Digital Design (14 marks)
Presentation transcript:

Computer Architecture & Operations I Instructor: Ryan Florin

Integrated Circuit Integrated Circuit (IC) Classifications A small electronic device made out of a semiconductor material Classifications SSI (small-scale integration) up to 100 electronic components per chip MSI (medium-scale integration) 100~3,000 electronic components per chip LSI (large-scale integration) 3,000~100,000 electronic components per chip VLSI (very large-scale integration) 100,0000 to 1,000,0000 electronic components per chip ULSI (ultra large-scale integration) More than 1 million electronic components per chip

Decoder Decoder A logic block that has n-bit input and 2n outputs, where only one output is asserted for each input combination If the input is i (in binary), then output i is 1 others are 0

Decoder Example 3-8 Decoder

Multiplexor Multiplexor A selector The output is selected by an input control

Implementation of a Multiplexor

n-input Multiplexor A Multiplexor can have n-inputs Require selective inputs Implementation of an n-input Multiplexor

Two-level Logic Try to Remember: Any Boolean Logic function can be implemented with only NOT, AND, OR functions We can also find that all logic functions can be written in a canonical form Sum of Product Logical Sum (OR) of terms joined by Product (AND) Product of Sum Logical Product (AND) of terms joined by Sum (OR)

Example Consider the following sum of products: Show the equivalent product of sums is:

In Class Exercise Considering the following truth table for D, write the function of D using sum of products

Answer Combinations that D is 1 Answer

Programmable Logic Array Programmable Logic Array (PLA) Two stages of logic An array of AND gates (product terms) An array of OR gates

PLA Example Considering the following table, implement the PLA for D, E, F

Another PLA Representation Dot in the AND plane Input, or its inverse, occurs in the product term Dot in the OR plane Corresponding product term appears in the corresponding output

Read Only Memory Read Only Memory (ROM) Programmable ROM (PROM) Has a set of locations that can be read Contents of these locations are fixed Programmable ROM (PROM) Can be burnt using a device called a “ROM programmer” Erasable Programmable Read Only Memory (EPROM) Data in the ROM can be deleted under ultra-violet rays EEPROM (Electrically Erasable Read Only Memory) Data in the ROM can be erased by a simple electric current

ROM Height Width mxn is the shape of the ROM m inputs 2m addressable entries (input lines) Width n outputs (functions) 2n output bits mxn is the shape of the ROM

ROMs and PLAs PLA is partially decoded ROM is fully decoded Contains a full output word for every possible input combination Always contain more entries than PLA PLA (7 entries) ROM (8 entries – 1 unused)

Don’t Care Don’t Care Output Don’t Care Input Don’t Care We don’t care about the actual values Output Don’t Care We don’t care about the value of an output for some input combination Input Don’t Care An output only depends on some of the inputs Advantages of Don’t Care Easier to optimize the implementation of a logic function

Example of Don’t Cares Original Truth Table

Example of Don’t Cares Output Don’t Cares Input Don’t Cares

Array of Logic Elements Bus In logic design, a collection of data lines that is treated together as a single logical signal Shared collection of lines with multiple sources 32-bit wide 2-to-1 multiplexor

What I want you to do Review Chapter 1 Review Appendix B