مقدمة في علوم الحاسب Lecture 5

Slides:



Advertisements
Similar presentations
Lecture 4: CPU Performance
Advertisements

Computer Organization and Architecture
© 2006 Edward F. Gehringer ECE 463/521 Lecture Notes, Spring 2006 Lecture 1 An Overview of High-Performance Computer Architecture ECE 463/521 Spring 2006.
RISC and Pipelining Prof. Sin-Min Lee Department of Computer Science.
Intel Multi-Core Technology. New Energy Efficiency by Parallel Processing – Multi cores in a single package – Second generation high k + metal gate 32nm.
Fall EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.
Instructor: Sazid Zaman Khan Lecturer, Department of Computer Science and Engineering, IIUC.
1 Microprocessor-based Systems Course 4 - Microprocessors.
CPU Processor Speed Timeline Speed =.02 Mhz Year= 1972 Transistors= 3500 It takes 66, CPU’s to equal 1 i7.
Instruction Level Parallelism (ILP) Colin Stevens.
CSCE101 – 4.2, 4.3 October 17, Power Supply Surge Protector –protects from power spikes which ruin hardware. Voltage Regulator – protects from insufficient.
CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?
Computer ArchitectureFall 2007 © October 31, CS-447– Computer Architecture M,W 10-11:20am Lecture 17 Review.
Parallel Algorithms - Introduction Advanced Algorithms & Data Structures Lecture Theme 11 Prof. Dr. Th. Ottmann Summer Semester 2006.
Hiep Hong CS 147 Spring Intel Core 2 Duo. CPU Chronology 2.
Processors Menu  INTEL Core™ i Processor INTEL Core™ i Processor  INTEL Core i Processor INTEL Core i Processor  AMD A K.

Chapter One Introduction to Pipelined Processors.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
Technology in Focus: Under the Hood
Parallel and Distributed Systems Instructor: Xin Yuan Department of Computer Science Florida State University.
The Central Processing Unit
History of Microprocessor MPIntroductionData BusAddress Bus
Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.
Super computers Parallel Processing By Lecturer: Aisha Dawood.
CHAPTER 4 The Central Processing Unit. Chapter Overview Microprocessors Replacing and Upgrading a CPU.
Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching.
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
Chapter Overview Microprocessors Replacing and Upgrading a CPU.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
Sogang University Advanced Computing System Chap 2. Processor Technology Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
Computer and Information Sciences College / Computer Science Department CS 206 D Computer Organization and Assembly Language.
EKT303/4 Superscalar vs Super-pipelined.
Succeeding with Technology Chapter 2 Hardware Designed to Meet the Need The Digital Revolution Integrated Circuits and Processing Storage Input, Output,
Multi-core, Mega-nonsense. Will multicore cure cancer? Given that multicore is a reality –…and we have quickly jumped from one core to 2 to 4 to 8 –It.
PROCESSOR Ambika | shravani | namrata | saurabh | soumen.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
The Pentium Series CS 585: Computer Architecture Summer 2002 Tim Barto.
Lecture 3 Dr. Muhammad Ayaz Computer Organization and Assembly Language. (CSC-210)
1 A simple parallel algorithm Adding n numbers in parallel.
MAHARANA PRATAP COLLEGE OF TECHNOLOGY SEMINAR ON- COMPUTER PROCESSOR SUBJECT CODE: CS-307 Branch-CSE Sem- 3 rd SUBMITTED TO SUBMITTED BY.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and from the Patterson and Hennessy Text.
CPU Central Processing Unit
Itanium® 2 Processor Architecture
CS 286 Computer Architecture & Organization
Central Processing Unit- CPU
Assembly Language for Intel-Based Computers, 5th Edition
THE CPU i Bytes 1.1.
HISTORY OF MICROPROCESSORS
Pipelining.
Core i7 micro-processor
Phnom Penh International University (PPIU)
INTRODUCTION TO MICROPROCESSORS
HISTORY OF MICROPROCESSORS
Unit 2 Computer Systems HND in Computing and Systems Development
Pipelining.
EE 445S Real-Time Digital Signal Processing Lab Spring 2014
CPU and Embedded Systems
CPU Key Revision Points.
Central Processing Unit
Chapter 1 Introduction.
CS 286 Computer Architecture & Organization
CS 286 Computer Organization and Architecture
Learning Objectives To be able to describe the purpose of the CPU
Lecture 1 An Overview of High-Performance Computer Architecture
A Level Computer Science Topic 5: Computer Architecture and Assembly
Lecture 3 (Microprocessor)
Intel CPU for Desktop PC: Past, Present, Future
Presentation transcript:

مقدمة في علوم الحاسب Lecture 5 Dr. Mai Elshehaly Department of Computer Science Faculty of Computers and Informatics Suez Canal University

Today’s Class CPU Speed: Presentations Internal Clock External Clock Superscalar Processor Pipelining Cores Presentations

Data Rates

Data Rates External Clock

External Clock Source: Santana, Gustavo AA. Data Center Virtualization Fundamentals: Understanding Techniques and Designs for Highly Efficient Data Centers with Cisco Nexus, UCS, MDS, and Beyond. Cisco Press, 2013.

Example: Pentium 4 Internal clock: 3.4 Ghz External clock: 200 MHz x 4 (QDR) = 800 MHz

Difference in speed External Clock ~800 Mhz Internal Clock ~3 Ghz

What can programmers do?

What can programmers do? Caching is your friend

Assume data is ready: Sequential processing (no pipeline) IF = Instruction Fetch ID = Instruction Decode EX = Execute MEM = Memory access WB = register Write back Usually < 1 instruction per clock cycle

Pipelining

Superscalar processing

Class Activity: Create a Car Steps: Draw a simple outline as I will show you Cut at the outline Fold the upper shape Draw 2 wheels and 2 windows

3 Teams Team 1  2 volunteers ( a processing unit and a time keeper) Team 2  5 volunteers (4 processing units and a time keeper) Team 3  5 volunteers (4 processing units and a time keeper) Team 1: Sequential Team 2: Pipelining Team 3: Superscalar

Time Recorded Team 1 Team 2 Team 3 Car 1 Car 2 Car 3 Car 4 Car 5

More speed? More transistors on the same chip  Moore’s Law

Is Moore’s Law dead? Pretty much yes!

Is Moore’s Law dead? Hello Multicore!

Dual Core

Intel’s Dual Core: http://www.computer-definition.com/dual-core.php

Intel’s Dual Core Processors Core 2 Duo Core i3

Core 2 Duo

Core i3

What is a thread? Program Process P1 Process P2 Threads

Threads in a Process

Sequence of instructions Thread Sequence of instructions

Superscalar processing: Instruction-Level Parallelism

Hyper-Threading: Thread-Level Parallelism Different colors = different processes Execution can happen for different threads (instruction sequences) on the same core https://en.wikipedia.org/wiki/Hyper-threading#/media/File:Hyper-threaded_CPU.png

Intel’s Quad Core Processors Core i5: Core i7:

Intel’s Quad Core Processors Core i5 Core i7 Hyper-Threading Turbo Boost

What is Turbo Boost?

What is Turbo Boost?

Q.E. USBكم عدد الاجهزة التي يمكن توصيلها بمنفذ واحد من نوع USB 1 ما هو اقصي طول للكابل مع USB 2 ما هو اقصي طول للكابل مع