SAR ADC Power Scaling TIPL 4601 TI Precision Labs – ADCs

Slides:



Advertisements
Similar presentations
Analog to Digital Conversion (ADC)
Advertisements

ECE 3130 – Digital Electronics and Design Lab 4 VTC and Power Consumption Fall 2012 Allan Guan.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
ESODAC Study for a new ESO Detector Array Controller.
Real time DSP Professors: Eng. Julian S. Bruno Eng. Jerónimo F. Atencio Sr. Lucio Martinez.
EE174 – SJSU Lecture #4 Tan Nguyen
Introduction to Analog-to-Digital Converters
PH4705/ET4305: A/D: Analogue to Digital Conversion Typical Devices: Data sheets are on the web site for A/D 8 bit parallel AD7819 and serial ADC0831 And.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Low Cost DAQ Implementation
Analog to Digital Converters (ADC) Ben Lester, Mike Steele, Quinn Morrison.
Welcome to Phase III Understanding & Calculating Parallel Circuits This phase should only be opened if you are finished with Phase II.
Digital to Analog Converters (DAC) 2 ©Paul Godin Created March 2008.
High Speed Analog to Digital Converter
Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.
ASIC Activities for the PANDA GSI Peter Wieczorek.
MICAS Department of Electrical Engineering (ESAT) Logic style 1. Standard CMOS logic 2. Pseudo NMOS logic 3. MCML (MOS Current Mode Logic--differential.
Analogue to Digital Conversion © D Hoult analogue signal © D Hoult 2011.
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Visible Light Photon Counter Integrator Group 48: Katie Nguyen, Austin Jin ECE445 Spring 2016 May 1, 2016.
Lecture Notes / PPT UNIT III
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 13 Interfacing with the Analog World.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Quiz: AC & DC Specifications TIPL 4002 TI Precision Labs – ADCs
Created by Tim Green, Art Kay Presented by Peggy Liska
Introduction to Digital Electronics
Adapter Board Design Changes
Quiz: Determining a SAR ADC’s Linear Range when using Operational Amplifiers TIPL 4101 TI Precision Labs – ADCs Created by Art Kay.
Digital-to-Analog Analog-to-Digital
Hongda Xu1, Yongda Cai1, Ling Du1, Datao Gong2, and Yun Chiu1
WEBENCH® Coil Designer
SAR ADC Input Types TIPL 4003 TI Precision Labs – ADCs
Quiz: Calculating the total noise for ADC systems TIPL 4204 TI Precision Labs – ADCs Created by Art Kay.
FGM CDR FGM Electronics (FGE) Ronald Kroth MAGSON GmbH Berlin Germany.
Quiz: Determining a SAR ADC’s Linear Range when using Instrumentation Amplifiers TIPL 4102 TI Precision Labs – ADC Hello, and welcome to the TI Precision.
Created by Tim Green, Art Kay Presented by Peggy Liska
Created by Tim Green, Art Kay Presented by Peggy Liska
DOR(OS) integration status and plans Jakub Olexa, Marek Gasior
ECAL Front-end development
Quiz: DC Specifications TIPL 4001 TI Precision Labs – ADCs
Quiz: Driving a SAR ADC with a Fully Differential Amplifier TIPL 4103 TI Precision Labs – ADCs Created by Art Kay.
SAR ADC Power Scaling TIPL 4601 TI Precision Labs – ADCs
Digital-to-Analog Analog-to-Digital
Quiz: Coherent Sampling and Filtering to Improve SNR and THD TIPL 4303 TI Precision Labs – ADCs Hello, and welcome to the TI Precision Lab discussing.
Created by Art Kay & Dale Li Presented by Peggy Liska
Created by Luis Chioye, Art Kay Presented by Peggy Liska
Quiz: SAR ADC Input Types TIPL 4003 TI Precision Labs – SAR
Gentec: 12 Bit Driver for TMS320F2837xD Delfino MCU
SAR ADC Power Scaling TIPL 4601 TI Precision Labs – ADCs
GOLD (Glucose Optical LED Detector) Group 11
Ultra-Low-Voltage UWB Baseband Processor
Created by Art Kay, Luis Chioye Presented by Peggy Liska
Created by Tim Green, Art Kay Presented by Peggy Liska
Aliasing and Anti-aliasing Filters TIPL 4304 TI Precision Labs – ADCs
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
Created by Luis Chioye Presented by Cynthia Sosa
Created by Luis Chioye Presented by Cynthia Sosa
Analogue to Digital Conversion
Quiz: Introduction to Frequency Domain TIPL TI Precision Labs – ADCs
Quiz: AC & DC Specifications TIPL 4002 TI Precision Labs – ADCs
Created by Art Kay Presented by Peggy Liska
Quiz: Introduction to SAR ADC Component Selection TIPL 4401 TI Precision Labs – ADCs Hello, and welcome to the TI Precision Lab discussing input offset.
Group 10 – Extensible Digital Logic Educational Tool
1INFN Sez. Bari, 2Università degli Studi di Bari “A. Moro”
Bonds to 10 and 100 Hint: Use your bonds to 10 to work out bonds to – 5 =  10 – 8 =  10 – 3 =  10 – 10 =  100 – 30 =  40 +  = – 90.
Design Concept Lab Testing
Quiz: Introduction to SAR ADC Component Selection TIPL 4401 TI Precision Labs – ADCs Hello, and welcome to the TI Precision Lab discussing input offset.
Errol Leon, Analog Applications Precision Linear Analog Applications
Presentation transcript:

SAR ADC Power Scaling TIPL 4601 TI Precision Labs – ADCs Created by Peggy Liska

SAR ADC Power Scaling (T/F) Most of the power is consumed by the SAR ADC during the acquisition phase. True False You can always reduce the overall power consumption of a SAR ADC by _______. Decreasing the acquisition time Increasing the acquisition time Decreasing the SCLK speed Increasing the SCLK speed

SAR ADC Power Scaling Which of the following is NOT a way to reduce digital supply (DVDD) power consumption? Decrease the digital logic voltage level Increase the throughput of the ADC Reduce the trace capacitance of the SDI line Both a & c Both b & c (T/F) Large feedback resistors on the front-end driver reduce power consumption but add noise. True False

SAR ADC Power Scaling Calculate the digital supply power consumption using the following values: HINT: Use the Analog Engineer’s Calculator. DVDD Voltage = 1.8 V SDO Trace Dimensions = 1000 mils long, 10 mils wide Copper Thickness = 1 oz PCB Thickness = 31 mils Sampling rate = 1 MSPS ADC Resolution = 12-bit

Solutions

SAR ADC Power Scaling (T/F) Most of the power is consumed by the SAR ADC during the acquisition phase. True False You can always reduce the overall power consumption of a SAR ADC by _______. Decreasing the acquisition time Increasing the acquisition time Decreasing the SCLK speed Increasing the SCLK speed

SAR ADC Power Scaling Which of the following is NOT a way to reduce digital supply (DVDD) power consumption? Decrease the digital logic voltage level Increase the throughput of the ADC Reduce the trace capacitance of the SDI line Both a & c Both b & c (T/F) Large feedback resistors on the front-end driver reduce power consumption but add noise. True False

SAR ADC Power Scaling L = 15.14nH C = 1.328pF 𝑃=𝐷𝑉𝐷𝐷∙ 𝐶∙𝐷𝑉𝐷𝐷∙𝑓 Calculate the digital supply power consumption using the following values: HINT: Use the Analog Engineer’s Calculator. DVDD Voltage = 1.8 V SDO Trace Dimensions = 1000 mils long, 10 mils wide Copper Thickness = 1 oz PCB Thickness = 31 mils Sampling rate = 1 MSPS ADC Resolution = 12-bit L = 15.14nH C = 1.328pF 𝑃=𝐷𝑉𝐷𝐷∙ 𝐶∙𝐷𝑉𝐷𝐷∙𝑓 𝑃=1.8𝑉∙ 1.33𝑝𝐹∙1.8𝑉∙ 12 1𝜇𝑠 𝑃=51.7𝜇𝑊