SDHCAL activities I.Laktineh.

Slides:



Advertisements
Similar presentations
Kondo GNANVO Florida Institute of Technology, Melbourne FL.
Advertisements

Status of DHCAL Slice Test Data Analysis Lei Xia ANL-HEP All results preliminary.
Bulk Micromegas Our Micromegas detectors are fabricated using the Bulk technology The fabrication consists in the lamination of a steel woven mesh and.
Micromegas for a DHCAL LAPP, Annecy Catherine Adloff Jan Blaha Sébastien Cap Maximilien Chefdeville Alexandre Dalmaz Cyril Drancourt Ambroise Espagilière.
Michele Faucci Giannelli TILC09, Tsukuba, 18 April 2009 SiW Electromagnetic Calorimeter Testbeam results.
C. Combaret TILC april m2 GRPC Acquisition System C. Combaret, IPN Lyon For the EU DHCAL collaboration
C. Combaret 14 jan 2010 SDHCAL DAQ status in lyon C. Combaret, for the IPNL team.
SiW ECAL Technological Prototype Test beam results Thibault Frisson (LAL, Orsay) on behalf of the CALICE collaboration.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
Catherine Adloff16 June 2009 CALICE Technical Board 1 DHCAL-MICROMEGAS Yannis KARYOTAKIS For the LAPP group.
Organization for Micro-Electronics desiGn and Applications HARDROC 3 for SDHCAL OMEGA microelectronics group Ecole Polytechnique CNRS/IN2P3, Palaiseau.
CMS-GRPC status Imad Laktineh for the GRPC-CMS groups.
M. Chefdeville LAPP, Annecy, France. Introduction  Motivations for a Digital hadronic calorimeter Count hits instead of measuring energy deposits Reduce.
1 Semi-Digital Hadronic CALorimeter Prototype planning CIEMAT, Gent, IPNL, LAL, LAPP, LLN, LLR, LPC, Protvino, Tsinghua, Tunis I.Laktineh.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a 1m 3 Glass RPC HCAL prototype with multi-threshold readout M. Vander Donckt for the CALICE - SDHCAL group.
R&D for single gap -Use the HARDROC ASICs, SiGe technology (well tested and available) HARDROC : 64-channel, 2-bin readout (3 comparators, 3 thresholds),
1 The CALICE experiment at MTBF (FNAL) summary of a fruitful test beam experiment Erika Garutti (DESY) On behalf of CALICE.
ILC Calorimetry Test Beam Status Lei Xia ANL HEP.
Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.
5-9 June 2006Erika Garutti - CALOR CALICE scintillator HCAL commissioning experience and test beam program Erika Garutti On behalf of the CALICE.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
Semi Digital HCAL Data analysis results Robert Kieffer Institut de Physique Nucléaire de Lyon 10/02/
European DHCAL development European DHCAL development CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY Status :
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
RD51 GEM Telescope: results from June 2010 test beam and work in progress Matteo Alfonsi on behalf of CERN GDD group and Siena/PISA INFN group.
1 Short Status of TB Analyses in SDHCAL Imad Laktineh.
DHCAL Jan Blaha R&D is in framework of the CALICE collaboration CLIC08 Workshop CERN, 14 – 17 October 2008.
HARDROC: Readout Chip for CALICE/EUDET Digital Hadronic calorimeter Nathalie Seguin-Moreau.
HaRDROC performance IN2P3/LAL+IPNL+LLR R. GAGLIONE, I. LAKTINEH, H. MATHEZ IN2P3/IPNL LYON M. BOUCHEL, J. FLEURY, C. de LA TAILLE, G. MARTIN-CHASSARD,
SDHCAL. outline  SDHCAL concept, validation and construction  Test Beam and technological prototype performance  Perspectives and Conclusion  SDHCAL.
I.Laktineh IPNL. Outline  Technological Prototype Present activities To-do List Complementary R&D  SDHCAL for ILD Simulation Optimization study Integration.
June 13rd, 2008 HARDROC2. June 13rd, 2008 European DHCAL meeting, NSM 2 HaRDROC1 architecture Variable gain (6bits) current preamps (50ohm input) One.
SDHCAL-GRPC Review I.LAKTINEH For the SDHCAL-GRPC groups.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Organization for Micro-Electronics desiGn and Applications Last results on HARDROC 3 OMEGA microelectronics group Ecole Polytechnique CNRS/IN2P3, Palaiseau.
CALICE, Shinshu, March Update on Micromegas TB analysis Linear Collider group, LAPP, Annecy CALICE collaboration meeting 5-7 March 2012, Shinshu,
Understanding of SKIROC performance T. Frisson (LAL) On behalf of the SiW ECAL team Special thanks to the electronic and DAQ experts: Stéphane Callier,
Marc Anduze – EUDET Meeting – PARIS 08/10/07 Mechanical R&D for EUDET module.
Manqi Ruan Status & plans for gaseous semi-digital HCAL in European.
DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.
14.4. Readout systems for innovative calorimeters
Status of front-end electronics for the OPERA Target Tracker
KLOE II Inner Tracker FEE
Test Beam Request for the Semi-Digital Hadronic Calorimeter
The European DHCAL status
Calicoes Calice OnlinE System Frédéric Magniette
Results achieved so far to improve the RPC rate capability
CEPC 数字强子量能器读出电子学预研进展
HR3 status.
A proposal to equip the high eta muon stations with High Rate GRPC
Large Area Endplate Prototype for the LC TPC
(My personal) CALICE Report
CMS Preshower: Startup procedures: Reconstruction & calibration
Power pulsing of AFTER in magnetic field
Semi-Digital Hadronic CALorimeter
Tao Hu, Jianbei Liu, Haijun Yang, Boxiang Yu For the CEPC-Calo Group
ScECAL+AHCAL+TCMT Combined Beam FNAL
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
02 / 02 / HGCAL - Calice Workshop
STATUS OF SKIROC and ECAL FE PCB
HARDROC STATUS 6-Dec-18.
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
AIMS 1- Build SDHCAL prototype of 1m3 as close as possible to the one
Michele Faucci Giannelli
AIDA KICK OFF MEETING WP9
Status of CEPC HCAL Optimization Study in Simulation LIU Bing On behalf the CEPC Calorimeter working group.
Presentation transcript:

SDHCAL activities I.Laktineh

SDHCAL activities Articles The SDHCAL prototype conception and construction paper is published First SDHCAL result paper is submitted. Report from referees recently received. Some suggestions are proposed. They are being implemented and the paper will be re submitted this week A note on the SDHCAL simulation is published and a paper is being finalized A paper on track segments finding using HT in SDHCAL is almost finalized A note on SDHCAL ARBOR is published. A paper in preparation. A paper on comparison of different hadronic shower models A note on energy reconstruction using NN techniques

SDHCAL activities Beam tests 2 weeks on H6-SPS +1 week on PS + 2 weeks at H2 (offered by the SPS….)  Use of USB2 protocol : DAQ Dead time reduced by a factor of 2 HV control according to T,P. Attempts to use Cerenkov detectors Energy scans, different angles : important for simulation Gain correction, threshold corrections, gas purifier… Analyse activities Hadronic shower models comparison with SDHCAL data finalized (A. Steen Thesis). SDHCAL ARBOR (Rémi Eté). Simulation is now included. MVT for energy estimate and electron/pion separation (S. Mannai &G.Garillon) Electron pion separation ( work initiated by M-C. Fouz& A. Pingualt ) R&D activities Electronics CIEMAT,IPNL,OMEGA) , detector (IPNL, OMEGA, GWNU) and mechanics (CIEMAT,IPNL), DAQ(IPNL) and monitoring (IPNL)

3 periods of TB 1- SPS-H6 27 April-13 May 10-80 GeV 2- PS 25 May – 3 June 2-12 GeV 3- SPS-H2 15-31 October 10-80 GeV What has been done: Use temperature –Pressure correction. Energy scan to compare with data without this correction.: analysis to be done Apply electronic gain correction (using noise maps) to have more homogenous response and to reduce the DAQ dead time (factor of 2). Energy scan with this: analysis partially done 4 Tungsten plates provided by Wolfgang to eliminate electrons were used in front of the prototype ( 50 m upstream) to eliminate electrons. Cerenkov was used but was successful only in PS: analysis being worked out Three angles (0, 10, 20 degrees) of exposition. Energy scan for each angle For Neural Network tests a scan of 1 GeV step was performed between 40 and 50 GeV. analysis being worked out  Two different values of the first threshold are tested ( 114 and 142 fC) At PS 1 GeV step scan was performed for all configurations. 5 GeV step in the case of the SPS analysis to be done  Use threshold as a parameter to homogenize the SDHCAL response analysis partially done  First test of the gas purifier : problem during TB, now problem understood.

PRELIMINARY PRELIMINARY V163: no gain correction V168 : with gain correction Collected data are being analysed. Preliminary results are consistent with those of 2012 PRELIMINARY

Establishing homogeneity by varying the threshold value PRELIMINARY

Simulation The digitizer is finalized. Parameters tuned using muons and electrons. Detector inefficiencies (dead channels) are included.

PFA: Arbor for SDHCAL Using the tree structure to associate hits into clusters. Energy information is also used to finalize “clusters” association Simulation added

Hardware R&D of next generation of SDHCAL HARDROC3: Preliminary results confirm that all functionalities are. Test of the 600 HARDROC3 is under preparation at IPNL. DIF : design is in an advanced stage PCB : Rooting is finalized. Baseline is 50x33 cm2 PCB (24 ASICs). Large PCB of 100cm x 33.3cm is chosen. Mechanics : Important progress Detectors : Design of 2 m2 is being discussed. First construction attempt will come soon after readout design is finalized

ASIC: HARDROC3 HR3 main features: HARDROC3: Independent channels Zero suppress Extended dynamic range (up to 50 pC) I2C link with triple voting for slow control parameters HARDROC3: Production run submitted mid February 2015 (AMS SiGe 0.35µm) Naked dies expected in May 2015 Chip will be available in June 2015 after packaging in QFP208 Die size ~30 mm2 Around 600 chips will be available 6,3 mm 4,7 mm

50% trig. Eff. (DAC units) vs Qinj (fC) HR3: Analog linearity Fast shaper outputs (mV) vs Qinj (fC) FSB0 FSB1 Up to 10 pC 50% trig. Eff. (DAC units) vs Qinj (fC) FSB0: 5σ noise limit= 15 fC FSB2 Up to 50 pC Dynamic range: 15fC - 50 pC

H3B TESTED : 786 Yield : 83.3 % Laser engraving with a robot The majority of discharges : Dead Channels Injection : 100 mV on Ctest (64 Ch) Gain = 144

ASU-ASU FPC

SLOW CONTROL PART (I2C) HR3-1 HR3-4 DIF Side HR3-5 HR3-8 I2C_clk_ 1 I2C_data_ 1 SR_in SR_out I2C_data_1 HR3-1 HR3-4 S1 S2 S3 S4 S5 S6 S7 S8 S9 5801 Kyocera connector 5801 Kyocera connector I2C_clk_1_1 From DIF buffer I2C_clk_1 I2C_data_1_1 From DIF BiDir Buffer with Enable I2C_data_1 DIF Side I2C_clk_ 1 I2C_data_ 1 SR_in SR_out I2C_data_1 HR3-5 HR3-8 S1 S2 S3 S4 S5 S6 S7 S8 S9 5801 Kyocera connector 5801 Kyocera connector I2C_clk_1_2 From DIF buffer I2C_clk_1_2 I2C_data_1_2 From DIF BiDir Buffer with Enable I2C_data_1_2 First ASU side Next ASU side I2C_2 for 2 lines of HR3 : 72 HR3 per I2C bus I2C_2 is used as default base line (without switch configuration) I2C_1 for 1 line of HR3 : 36 HR3 per I2C bus need to be change from previous schematic in order to be compatible with old SR Slow Control part add 6 new signal on input and output Kyocera connector 6 SR_clock line to load the Slow Control

Work has started Detector conception : Single gap 2 m 1 m inlet outlet Prototype circulation system New circulation system Work has started For multi-gap GRPC Sofia presentation

Possible cooling system for CEPC and FCC

Simulations thermiques GRPC 3m² 108 chips 0.5 m Rectangular section tubes : 2x1 mm 1.5 m Copper plate over: 1.5 mm Flow out symmetry PCB plate under: 1.4 mm Flow in symmetry Water cooling : h = 10000 W/m²/k thermical load : 0.8 mW/chips with power pulsing, 80 mW/chips without power pulsing Simulation ¼ structure

Simulations thermiques GRPC 3m² without powerpulsing Simulation ¼ structure pcb + chips

Simulations thermiques GRPC 3m² without powerpulsing Simulation ¼ structure copper plate

Mechanical structure (by CIEMAT)  Electron Beam Welding  Industrial production of large absorber plate

New module is built and transported to CERN New module is built and transported to CERN. Photogrammetry will be performed before and after EBW to asses the deformation.

Gas purifier Goal: reduce the gas consumption to reduce the cost. Gas renewal of 5-10% rather than 100%

DAQ activities Implementation of a GBT based communication for Roc chips Primary design for Hardroc 2 & 3, Petiroc But easily adaptable to any Roc chip Hardware platform : DIF2 (CIEMAT) when available, Glib(CMS) or Xilinx KC705 development board before Goals : ILC SDHCAL (LP GBT) and CMS Muon chambers (LP GBT or full GBT)

Global system architecture Front-End control and data collection SLC Async cdes GLIB DIF Roc based ASU PC data gEth GBT For now, KC705 HR2, HR3, Petiroc.. GLIB PC GBT gEth Clk Sync cdes Veto, trg Clocking and main FSM

Data Quality Monitoring for High Energy Physics DQM4HEP Data Quality Monitoring for High Energy Physics This is a generic C++ framework to perform online data analysis and data quality report. It deals with online application workflow, inter-process communication and memory management. Main features : -Event distributed system (client / server architecture) -Set of user interfaces designed for data quality analysis -Monitor element distributed system -Graphical user interface for data visualisation (Qt Gui) -Large scale remote process management -Generic IO support for different experiment -Designed for simple prototype monitoring up to complex systems like ILD or LHC detectors -Logbook interface (ELog)

Combined beam test SiW&SDHCAL First combined tests of two technological prototypes First attempt to have a common DAQ system Use of a common framework to control and to collect data (EuDAQ if possible otherwise SDHCAL or ECAL based DAQ) First attempt to run SDHCAL with one SiW slab is very promising. Some problems found and solved or being solved. A slot of two weeks was allocated but in June. Discussion with SPS coordinator and CMS to have the TB in September or October so more SiW slabs could be available.

Conclusion  SDHCAL activities are going on with a lot of interesting results. Data collected during TB are being analysed and compared with 2012 data. New prototype is on the rails and in principle could be achieved at the end of the year or early next year. Next TB is a combined with ECAL and and then with the new prototype