Using Xilinx ChipScope Pro Tools

Slides:



Advertisements
Similar presentations
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Advertisements

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
© 2003 Xilinx, Inc. All Rights Reserved Debugging.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
ChipScope Pro Software
Page 1 Simplifying MSO-based debug of designs with Xilinx FPGAs.
VirtexIIPRO FPGA Device Functional Testing In Space environment. Performed by: Mati Musry, Yahav Bar Yosef Instuctor: Inna Rivkin Semester: Winter/Spring.
2/16/2007EECS150 Lab Lecture #51 Logic Analyzers EECS150 Spring 2007 – Lab Lecture #5 Shah Bawany.
LAB 3 Finite State Machines On Xilinx Mike Lowey.
DE1 FPGA board and Quartus
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
v8.2 System Generator Audio Quick Start
This material exempt per Department of Commerce license exception TSU Debugging.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
® ChipScope ILA TM Xilinx and Agilent Technologies.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
Xilinx Confidential – Internal © 2009 Xilinx, Inc. All Rights Reserved ChipScope Pro Software +Labs.
Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
Spring Introduction  Today’s tutorial focuses on introducing you to Xilinx ISE and Modelsim.  These tools are used for Verilog Coding Simulation.
Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.
1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.
Sequential Arithmetic ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.
LAB1 Summary Zhaofeng SJTU.SOME. Embedded Software Tools CPU Logic Design Tools I/O FPGA Memory Logic Design Tools FPGA + Memory + IP + High Speed IO.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
Programmable Logic Training Course HDL Editor
Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.
Tutorial 5: Simulating a Design. Introduction This tutorial covers how to perform a functional simulation as well as a timing simulation with the Xilinx.
This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.
© 2004 Xilinx, Inc. All Rights Reserved Adding a Processor System to an FPGA Design.
ENG2410 Digital Design LAB #7 LAB #7 Sequential Logic Design “Sequence Recognizer” Using both Schematic Capture and VHDL.
Teaching Digital Logic courses with Altera Technology
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
How to use ISE Dept. of Info & Comm. Eng. Prof. Jongbok Lee.
Agilent DVS Restricted September 21, 2006 Agenda Xilinx Spartan-3E FPGA Demo Guide FPGA Functional Debug Using LA Market Competitive.
INF3430 / 4431 Synthesis and the Integrated Logic Analyzer (ILA) (WORK IN PROGRESS)
Cmod A7 Breadboardable Artix-7 FPGA Module
Jeremy Sandoval University of Washington May 14, 2013
Introduction to the FPGA and Labs
Programming and Debugging with the Dragon and JTAG
Lab 1: Using NIOS II processor for code execution on FPGA
LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Dept. of Electrical and Computer Engineering
M1.5 Foundation Tools Xilinx XC9500/XL CPLD
Implementing VHDL Modules onto Atlys Demo Board
A tutorial guide to start with ISE
Dept. of Electronics & Info. Eng. Prof. Jongbok Lee
3.14 Microscan QX-870 Scanner Configuration
ECE 4110–5110 Digital System Design
ENG3050 Embedded Reconfigurable Computing Systems
Xilinx ChipScope Pro Overview
Getting Started with Programmable Logic
Lab 3 Finite State Machine On Xilinx
Lab2 Adding IP to a Hardware Design Lab: MicroBlaze
Week 5, Verilog & Full Adder
Lab6 HW/SW System Debug Lab : MicroBlaze
Speaker: Tian-Sheuan Chang July, 2004
FPGA Tools Course Answers
Getting Started with Vivado
Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh
ChipScope Pro Software
Founded in Silicon Valley in 1984
Easy Peasy Lemon Squeezy
ChipScope Pro Software
Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh
Digital Designs – What does it take
(Lecture by Hasan Hassan)
Presentation transcript:

Using Xilinx ChipScope Pro Tools Jeremy Sandoval University of Washington May 28, 2013

Overview ChipScope Pro Software Information Advantages of ChipScope Pro ChipScope Pro Cores Tutorial: Using the ILA (Integrated Logic Analyzer) Core to Debug a Design Step 1: Create and Implement the Project Step 2: Add ILA core to the design Step 3: Debug the Design Using ChipScope Pro Analyzer

What is ChipScope Pro? Software tool that if used early in the creation of a Xilinx FPGA project, greatly increases design and debug speed. With the ChipScope Pro tools, you can insert a logic analyzer, system analyzer, and virtual I/O low-profile software cores directly into design Allows you to view any internal signal or node The signals are captured and then brought out through the programming interface, leaving more pins for FPGA design

Why use ChipScope Pro? Complex FPGA designs can be very time consuming to debug ChipScope Pro tool can shorten the overall design time ChipScope Pro is integrated with Xilinx ISE software In-circuit debugging and verification of many nodes in design Find out what is happening on the chip at the die level

ChipScope Pro Cores Integrated Controller (ICON) Used for communication between the embedded Integrated Logic analyzer (ILA), Integrated bus analyzer (IBA), and Virtual Input/Output (VIO) low-profile cores Integrated Logic Analyzer Used to monitor the internal signals of the FPGA design Both ILA and IBA require on-chip Block RAM Virtual Input/Output core Customizable core that can both monitor and drive internal FPGA signals in real time. Does not require on-chip Block RAM Agilent Trace Core 2 (ATC2) Customizable logic analyzer core, similar to the ILA core but does not use on-chip Block RAM

Using ChipScope Pro Once FPGA design is ready to test, place cores into the design: Attach internal nodes for viewing to the ChipScope Pro core Generating the cores by using the Core Generator, Core Inserter tool, or PlanAhead software Place and route the design in the Xilinx ISE software Download the bitstream to the device under test and analyze with the ChipScope Pro software

Tutorial: Using ChipScope Pro ILA Core to Debug a Design Design Description: Push Button that controls a 2 bit state machine Sinewave selection Low, mid, and high frequency sine wave generators LEDs to display the current state Debouncing circuit Clean transition from high to low when button is pushed Dip Switches Enable or disable debouncing circuit

Step 1: Create and Implement the Project Create a new VHDL project in the ISE Project Navigator Add the provided project files Add new ChipScope Definition and Connection File to top level Regenerate all cores Change hierarchy to soft Synthesize design Copy project and rename

Step 2: Add ILA Core to design Double click .cdc file: opens the ChipScope Pro Inserter tool Click ICON then Next

Step 2 continued Set input trigger ports to 6 Set trigger widths and Match Types to settings in the tutorial file Move to next tab Capture Parameters to confirm

Step 2 continued Connect the ports to debug nets in next tab Search for clk_bufg in pattern field, click make connections Repeat for the rest of trigger ports

Step 2 continued Verify connections, save and close core inserter tool

Step 2 continued Right-click Generate Programming File process and change the –g StartUpClk to the JTAG Clock under Startup Option then generate and download programming file to the board

Step 3: Debug Design using ChipScope Pro Analyzer NOTE: Unable to complete these steps due to unsupported Xilinx platform The tutorial is posted on the Atlas Demo Board SharePoint page Summary of this step: ChipScope Pro Analyzer tool to view each sinewave (low, mid, and high frequency) plots, they look correct Error is in the selection circuit logic, when a button is pressed there is a glitch in the waveform (not a clean transition from different frequencies) Using the Analyzer, push the button and view the logic waveform to find out that the debouncing circuit was not enabled