GTK_EOC_V1 A. Kluge.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

A. Kluge January 25, Aug 27, 2012 Outline NA62 NA62 Specifications Specifications Architecture Architecture A. Kluge2.
Using the EUDET pixel telescope for resolution studies on silicon strip sensors with fine pitch Thomas Bergauer for the SiLC R&D collaboration 21. May.
TPAC update JC/31 st march TPAC1.2 Submitted – 2 nd March 2009 Lot started – 22 nd March 2009 Due date – 7 th May 2009.
Manuel FahrerCMS Week TB Meeting /6 1-Shot Test Beam CERN CMS: M.Huhtinen, R.Hammarstrom, A.Macpherson CERN ATLAS, PS, Karlsruhe CMS  Overview.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
Lab5 Production Status: Optics and RBX integration Pawel de Barbaro U. of Rochester.
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
NA62 Gigatracker Working Group Meeting 2 February 2010 Massimiliano Fiorini CERN.
EUDET Annual Meeting, Munich, October EUDET Beam Telescope: status of sensor’s PCBs Wojciech Dulinski on behalf.
Calibration, simulation and test-beam characterisation of Timepix hybrid-pixel readout assemblies with ultra-thin sensors International Workshop on Future.
Readout electronics of the NA62 Gigatracker system G. Dellacasa 1, V.Carassiti 3, A. Ceccucci 2, S. Chiozzi 3, E. Cortina 4, A. Cotta Ramusino 3, M. Fiorini.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
A. Rivetti Gigatracker meeting, dec 2009 Charge measurement with the TDC per pixel architecture A. Rivetti, G. Dellacasa S. Garbolino, F. Marchetto, G.
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.
Christoph Gabor, ASTeC HIPPI—Meeting (WP 5) 26 th – 28 th September 2007 Non—destructive transverse emittance measurement device The Front End Test Stand.
Matching monitors for SPS and LHC E. Bravin 31 March 2011.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Roadmap to the next 2015 run F. Marchetto GigaTracKer Working Group meeting Dec. 9 th 2014 a)Introductory meeting on Nov. 27, 2014 b)At that meeting several.
ASIC Activities for the PANDA GSI Peter Wieczorek.
1 FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. 2 FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size chip; ~6mm.
Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.
August DESY-HH VFCAL Report W. Lohmann, DESY Infrastructure for sensor diagnostics FE Electronics Development Sensor test facilities Laser Alignment.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
1 FANGS for BEAST J. Dingfelder, A. Eyring, Laura Mari, C. Marinas, D. Pohl University of Bonn
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
BRAN at IR2 and IR8: status, commissioning and operation Enrico Bravin AB-BI Joint LHC Machine-Experiments Workshop on Very Forward Detectors 25 January.
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
Draft of 3 year CMOS Strip Programme Need to advise WG3 on likely resource requirement Draft Outline provided at Valencia Discuss and improve basis for.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Work on Muon System TDR - in progress Word -> Latex ?
End OF Column Circuits – Design Review
Pid session TDC-based electronics for the CRT
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
Christophe Beigbeder PID meeting
Results achieved so far to improve the RPC rate capability
Planes, Telescope, System
Integrated Circuits for the INO
ETD meeting Electronic design for the barrel : Front end chip and TDC
PID meeting SCATS Status on front end design
TileCal upgrade EVO meeting Demonstrator tesks
T1 Electronic status Conclusions Electronics Cards:
SciFi option for neutrino target tracker
Status of the Beam Phase and Intensity Monitor for LHCb
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
E. Noah, A. Blondel, Y. Favre, R. Tsenov 29 July 2015
Power pulsing of AFTER in magnetic field
Background With new accelerators delivering beams always smaller and more energetic, requirements for very precise beam alignment become more and more.
FPGA implementation of a multi-channels, 1 ns time resolution, multi-hit TDC Lorenzo Iafolla Lorenzo Iafolla SuperB Workshop.
Sheng-Li Liu, James Pinfold. University of Alberta
QUARTIC TDC Development at Univ. of Alberta
TDC at OMEGA I will talk about SPACIROC asic
Christophe Beigbeder PID meeting
ScECAL+AHCAL+TCMT Combined Beam FNAL
Conceptual design of TOF and beam test results
Status of n-XYTER read-out chain at GSI
Pierluigi Paolucci - I.N.F.N. Naples
RPC Detector Control System
Advanced Research Electron Accelerator Laboratory
Readout Electronics for Pixel Sensors
RPC Detector Control System
SALTRO16 activities in Lund
Perugia SuperB Workshop June 16-19, 2009
Readout Electronics for Pixel Sensors
3D electronic activities at IN2P3
Readout Electronics for Pixel Sensors
Presentation transcript:

GTK_EOC_V1 A. Kluge

Activities Summary Stand-alone test/DAQ system built up independent & FPGA based very efficient & professional (Matt) A. Kluge

Activities Summary Analog front-end tests performed preamplifier discriminator very good results -> Analysis - Massimiliano A. Kluge

GTK_EOC_V1 Power consumption Simulations confirm present situation Consumption of 100 mA comes from DLL and TDC hit registers compared to other stand-alone DLL comparable room for improvement A. Kluge

Layout E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

AllPower 1.4VEnd ClockInGaasx0.8 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

AllPower1.4VEnd ClockInGaasx0.8 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

All power clock CCD b x5 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

Allpowerclock CCDbx5+allpower1.4EndClockInGaasx0.8 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

Hardware test & simulations Design optimisation will be guided by hardware test and simulations A. Kluge March 17, 2009

TDC results comparable with stand-alone DLLs in the past TDC qualification 125 ps bin size < 0.2 LSB differential and integral non- linearity comparable with stand-alone DLLs in the past Simulation -> Elena Measurements -> Matt A. Kluge

Result summary Analog front-end noise 56 e- jitter 70 ps time walk compensated compensated jitter 70 ps TDC time bin 125 ps integral and differential non linearity: < 0.2 LSB jitter A. Kluge

Plans main tests still to be done full chain tests concerning jitter and resolution Simulation & Lab tests: improvement analysis long list of qualification tests Schematic & Layout improvements Re-submission dates May 10, Aug 9 2010 Lab based laser tests with bonded assembly A. Kluge

Summary Full list of qualification test still to be done GTK_EOC_V1 demonstrator results are encouraging analog noise & jitter, TDC linearity even more considering the given man power situation the rather short development time Full list of qualification test still to be done GTK_EOC_V2 submission increases quality and understanding A. Kluge

A. Kluge March 17, 2009

A. Kluge March 17, 2009

amplifier (MF) block box with cooling (Francois) FPGA RO card (MN) Laser (MF) Splitter Attenuator (GA) µ-scope access alignment light source µ-manipulator (PR) mounting mechanics (MM, GN) assembly sensor card (MN) heat exchanger (GN) chiller (GN,MM,JK) xy table (MF) LV computer (MN, MF) optical table (MM) HV notes: our 1060 nm laser is uncooled (frequ shift) -> controlled climate Cooling test -> controlled temp + humidity

What do we want to test and how -> work out test protocol. the prototype sensor assembly at a later stage the GTK assembly in terms of time resolution time walk compensation noise immunity pixel by pixel uniformity (front-end and bump bonding quality) temperature qualification What do we need for these tests work out test system, laser, mechanics, electronics, software Where do we get the material from, cost and delay -> purchase if required How can we build the test system -> hardware and software Where will we do the test? -> organize a long term test lab 14-4, Morel lab First bonded assemblies planned for end of Feb -> time line for laser setup A. Kluge

Material Splitter (AK) amplifier (MF) Laser (MF) exist already Spec: amplitude programmable Type: waiting for offer Price Laser (MF) exist already Spec Splitter (AK) Spec: more spec need to be discussed Type: Price: ~ 200 sfr block box with cooling (MM, GN) Spec: MM, GN will work out needs and propose a solution A. Kluge

Material Spec: MM, GN will work out needs and propose a solution Attenuator (GA, AK) Spec: need to wait whether amplifier is programmable Type: Price alignment light source(MM AK) Spec: research needs to be done mounting mechanics (MM, GN) Spec: MM, GN will work out needs and propose a solution heat exchanger (GN) Spec:GN will work out needs and propose a solution A. Kluge

Material optical table (MM) chiller (GN,MM,JK) Spec: Spec:GN, MM, JK will work out needs and propose a solution Type: Price optical table (MM) Spec: MM collets offers HV Spec: LV A. Kluge

Material Spec: MF asks for offers Spec: PR proposes device computer (MN, MF) Spec: needs to be bought Type: Price xy table (MF) Spec: MF asks for offers µ-manipulator (PR) Spec: PR proposes device assembly Spec: A. Kluge

Material µ-scope mounting Spec: not yet discussed Type: Price sensor card (MN) Spec: FPGA RO card (MN) Spec: MN needs to evaluate wether we need a 2nd A. Kluge

A. Kluge March 17, 2009