ASU board: PCB production and testings

Slides:



Advertisements
Similar presentations
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
Advertisements

Julie Prast, DHCAL Meeting, 24 janvier 2008 La carte DIF pour DHCAL (proto au m 2 et au m 3 ) Sebastien Cap, Julie Prast ( LAPP) Christophe Combaret (IPNL)
Bulk Micromegas Our Micromegas detectors are fabricated using the Bulk technology The fabrication consists in the lamination of a steel woven mesh and.
The printed circuit board (PCB) design
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 1 Developments and Planning towards 1 m 3 Technological DHCAL Prototype Didier.
FEV Boards status N. Seguin-Moreau on behalf of
C. Combaret TILC april m2 GRPC Acquisition System C. Combaret, IPN Lyon For the EU DHCAL collaboration
C. CombaretCalice week at UT Arlington, march 2010 SDHCAL status in lyon - Power pulsing, DAQ and m3 C. Combaret, for the IPNL team.
C. Combaret 14 jan 2010 SDHCAL DAQ status in lyon C. Combaret, for the IPNL team.
3 rd Work Meeting of CBS-MPD STS, Karelia, 2009 Towards CBM STS Volker Kleipa, GSI Darmstadt.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
C. Combaret 11/10/ 2008 Status of the DHCAL m2 software C. Combaret IPNL.
1 Semi-Digital Hadronic CALorimeter Prototype planning CIEMAT, Gent, IPNL, LAL, LAPP, LLN, LLR, LPC, Protvino, Tsinghua, Tunis I.Laktineh.
Towards a 1m 3 Glass RPC HCAL prototype with multi-threshold readout M. Vander Donckt for the CALICE - SDHCAL group.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
C. Combaret 27 jan 2010 SDHCAL Power pulsing tests status in lyon C. Combaret, for the IPNL team.
Mathias Reinecke AHCAL Main Meeting Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
CALICE meeting LYON 2009, Hervé MATHEZ Yannick ZOCCARATO 1 PCB DEVELOPMENTS AT IPNL (PCB and ASIC) PCB for 1m2 of RPC with HR2 William TROMEUR, Hervé MATHEZ,
ASU boards for RPC detectors Production status. Presentation outline Active Sensor Unit electronic board for GRPC detectors – quick reminder – board functional.
European DHCAL development European DHCAL development CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY Status :
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
C. CombaretSept 2007 Thoughts on DHCAL slabs What we need : Around 40 detector plans stacked in 1 meter Large plans : around 2 m x 1 m (70cm x 70cm for.
AHCAL Electronics. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE Days DESY Hamburg, March 31st, 2009.
14th january 2010 Actual Micromegas USB DAQ ASU and DIF
AHCAL Integration. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE week Lyon IPNL, Sept. 16th – 18th, 2009.
12/09/2007Julie Prast, LAPP, Annecy1 The DIF Task Force and a focus on the DHCAL DIF Remi Cornat, Bart Hommels, Mathias Reinecke, Julie Prast.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
SDHCAL. outline  SDHCAL concept, validation and construction  Test Beam and technological prototype performance  Perspectives and Conclusion  SDHCAL.
Hervé MATHEZ IPNL CALICE Meeting CERN 12 – PCB with 256 RPCs pads (Status) IPNL - LAL - LLR.
I.Laktineh IPNL. Outline  Technological Prototype Present activities To-do List Complementary R&D  SDHCAL for ILD Simulation Optimization study Integration.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
EC electronic status. Outline Reminders History EC-front unit status EC_ASIC status What next ? 2.
Marc Anduze – EUDET Meeting – PARIS 08/10/07 Mechanical R&D for EUDET module.
Proto micromegas au LAPP 14 november 2008The DHCAL Board for the m2 and m3 prototype1 ASU DIF Inter DIF terminaison FPC USB Test Vendredi dernier….
DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.
14.4. Readout systems for innovative calorimeters
Development of T3Maps adapter boards
Digital System Design Digital Design and Computer Architecture: ARM® Edition Sarah L. Harris and David Money Harris.
Project Plan, Task Checklist, Estimates Project Prototyping
Status of the DHCAL 1m2 GRPC Acquisition
EUDET Elec/DAQ meeting
CALICE DAQ Developments
Test Beam Request for the Semi-Digital Hadronic Calorimeter
Baby-Mind SiPM Front End Electronics
Enrique Calvo Alamillo DAEGU
CEPC 数字强子量能器读出电子学预研进展
A proposal to equip the high eta muon stations with High Rate GRPC
Project Plan, Task Checklist, Estimates Project Prototyping
Status of the DHCAL DIF Detector InterFace Board
DHCAL PCB STUDY For RPC 1 m2 PCB SOLUTION
Tao Hu, Jianbei Liu, Haijun Yang, Boxiang Yu For the CEPC-Calo Group
10/month is the present production rate 2 FTE + sporadic contributions
CALICE Collaboration Meeting KEK/Japan – April 2015
The DHCAL DIF Board For the M2 Prototype
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
prototype PCB for on detector chip integration
STATUS OF SKIROC and ECAL FE PCB
Ecal Front End Electronics
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
Status of the EUDET Prototype
State of developments on Readout interface of European DHCAL
AIMS 1- Build SDHCAL prototype of 1m3 as close as possible to the one
Presentation transcript:

ASU board: PCB production and testings GRPC-SDHCAL Review Meeting

Presentation outline Active Sensor Unit electronic board quick reminder board functional decomposition testing issues square meter (m2) board reminder integration scenario m2 boards production: provisional plan 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

The ASU board: reminder 2 main functions: interface front-end electronics <-> GRPC functional support for 24 HARDROCs production outsourcing: PCB fabrication (sample production checks) board assembly (components soldering: visual inspection) functional checks performed at IPNL 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

ASU board structural aspects HARDROC (HR) 24 asics/board all asics daisy chained only active device input pads 64 pads/HARDROC (1 cm2) board BOTTOM side interconnections 4x 80pin smd connectors pwr supply + HR ctrl data board configurability 3 ASU board configurations 310 closed straps (362 total) 22 matched lines terminations L. Caponetto 3 Feb 2011 GRPC-SDHCAL review

ASU board structural aspects HARDROC (HR) 24 asics/board all asics daisy chained only active device input pads 64 pads/HARDROC (1 cm2) board BOTTOM side interconnections 4x 80pin smd connectors pwr supply + HR ctrl data board configurability 3 ASU board configurations 310 closed straps (362 total) 22 matched lines terminations L. Caponetto 3 Feb 2011 GRPC-SDHCAL review

ASU board structural aspects HARDROC (HR) 24 asics/board all asics daisy chained only active device input pads 64 pads/HARDROC (1 cm2) board BOTTOM side interconnections 4x 80pin smd connectors pwr supply + HR ctrl data board configurability 3 ASU board configurations 310 closed straps (362 total) 22 matched lines terminations L. Caponetto 3 Feb 2011 GRPC-SDHCAL review

ASU board structural aspects HARDROC (HR) 24 asics/board all asics daisy chained only active device input pads 64 pads/HARDROC (1 cm2) board BOTTOM side interconnections 4x 80pin smd connectors pwr supply + HR ctrl data board configurability 3 ASU board configurations 310 closed straps (362 total) 22 matched lines terminations L. Caponetto 3 Feb 2011 GRPC-SDHCAL review

ASU board structural aspects HARDROC (HR) 24 asics/board all asics daisy chained only active device input pads 64 pads/HARDROC (1 cm2) board BOTTOM side interconnections 4x 80pin smd connectors pwr supply + HR ctrl data board configurability 3 ASU board configurations 310 closed straps (362 total) 22 matched lines terminations L. Caponetto 3 Feb 2011 GRPC-SDHCAL review

ASU board structural aspects HARDROC (HR) 24 asics/board all asics daisy chained only active device input pads 64 pads/HARDROC (1 cm2) board BOTTOM side interconnections 4x 80pin smd connectors pwr supply + HR ctrl data board configurability 3 ASU board configurations 310 closed straps (362 total) 22 matched lines terminations L. Caponetto 3 Feb 2011 GRPC-SDHCAL review

ASU board structural aspects HARDROC (HR) 24 asics/board all asics daisy chained only active device input pads 64 pads/HARDROC (1 cm2) board BOTTOM side interconnections 4x 80pin smd connectors pwr supply + HR ctrl data board configurability 3 ASU board configurations 310 closed straps (362 total) 22 matched lines terminations L. Caponetto 3 Feb 2011 GRPC-SDHCAL review

ASU board: 3 configurations only 2 cfg used for m3 integration “production” cfg only used for single board testing “slab 1st” + “slab 2nd” used in slab integration different configurations made by straps and passive components test strategy: all configurations need to be checked 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

ASU board: test strategy functional test at each integration stage: the “production” board must pass a functional test boards are reconfigured either as “slab 1st” or “slab 2nd” the slab is functionally tested 3 slabs are integrated in a m2 board the m2 board is functionally tested before integration with the GRPC the m2 is integrated into his cassette the integrated cassette must pass a complete functional test two separate test benches will be used functional tests: GO / NO GO strategy 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

ASU board: test strategy functional test at each integration stage: the “production” board must pass a functional test boards are reconfigured either as “slab 1st” or “slab 2nd” the slab is functionally tested 3 slabs are integrated in a m2 board the m2 board is functionally tested before integration with the GRPC the m2 is integrated into his cassette the integrated cassette must pass a complete functional test two separate test benches will be used functional tests: GO / NO GO strategy 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

ASU board: test strategy functional test at each integration stage: the “production” board must pass a functional test boards are reconfigured either as “slab 1st” or “slab 2nd” the slab is functionally tested 3 slabs are integrated in a m2 board the m2 board is functionally tested before integration with the GRPC the m2 is integrated into his cassette the integrated cassette must pass a complete functional test two separate test benches will be used functional tests: GO / NO GO strategy 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

ASU board: test strategy functional test at each integration stage: the “production” board must pass a functional test boards are reconfigured either as “slab 1st” or “slab 2nd” the slab is functionally tested 3 slabs are integrated in a m2 board the m2 board is functionally tested before integration with the GRPC the m2 is integrated into his cassette the integrated cassette must pass a complete functional test two separate test benches will be used functional tests: GO / NO GO strategy 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

board/slab/m2 test benches two separate test benches: 1 pc with XDAQ DIF + DIF-ASU boards DAQ software GO / NO GO strategy no debugging only functional tests: power consumption HR slow control pedestal acquisition runs HR calibration feature (CTEST) goals: checking all functionalities/connections electronics checks at each integration step 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

m2 integration scenario components: 6x ASU boards 6x ASU-ASU interlinks boards and interlinks already configured and tested before integration integration procedure: ASU boards soldered together by the mean of copper gasket m2 board tested as a whole goal: one m2 board/day 3 Feb 2011 GRPC-SDHCAL review L. Caponetto

m2 boards mass production boards’ needings for the 40 layers prototype: 240x ASU + 240 ASU-ASU + 120 DIF-ASU production run is: 20(pre-series available) + 280(<8weeks availability) ASU 330(PCB available) ASU-ASU 150(PCB available) DIF-ASU status: launching of the 280 ASU series still pending testing of prototypes+preseries shows HR mortality (10%) plan: accelerated stress testing of HR production sample DIF-ASU and ASU-ASU preseries (assembly) launched provisional planning: AST to assess infant mortality of HARDROCs launching of the 280 ASU series (PCB: availability of the 1st lot is 4weeks) launching of the DIF-ASU and ASU-ASU series (assembly) testing of the DIF-ASU and ASU-ASU preseries and series ASU boards mass production (producer throughput to be assessed) start m2 boards integration and test (1m2/day) 3 Feb 2011 GRPC-SDHCAL review L. Caponetto