Front-end and VME / VXI readout electronics for ASICs

Slides:



Advertisements
Similar presentations
● EDAQ meetings ● NUSTAR DAQ architecture ● AGATA ancillary detector interface ● Data rates, etc. HISPEC/DESPEC Electronics & Data Acquisition Department.
Advertisements

Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
ASICs for HiSpec and DeSpec Ian Lazarus NPG. Hispec and Despec.
Overview of the current TDR system Introduction Electronics for instrumentation TDR core : Metronome, ADC, Merge Data Handling Pete Jones, University of.
Pete Jones University of Jyväskylä INTAG Workshop GSI, Germany May 2007 Status of digital electronics at JYFL Pete Jones Department of Physics University.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
M. Labiche - INTAG workshop GSI May Se - D prototype for the focal plane of the PRISMA spectrometer (Task4) Digitisers for SAGE & LISA (task1)
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
Ancillary Detectors Working Group Agata Week/GSI, 23 Feb Integration of ancillaries with DAQ Goal Context Specifications, modes Design Schedule &
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
VC Feb 2010Slide 1 EMR Construction Status o General Design o Electronics o Cosmics test Jean-Sebastien Graulich, Geneva.
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,
Summary talk of Session 6 - Electronics and Interfacing to AD DAQ - Mechanics for the Demonstrator for the AD ancillary detector integration team: for.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
CHEF 2013 – 22-25th April 2013 – Paris LHCb Calorimeter Upgrade Electronics E. Picatoste (Universitat de Barcelona) On behalf of the LHCb group.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Proposal for Gaspard Front-end electronics E. Rauly, V.Chambert 1Valérie Chambert, IPNO, 29 juin 2012.
AIDA: introduction Advanced Implantation Detector Array (AIDA) UK collaboration: University of Edinburgh, University of Liverpool, STFC Daresbury Laboratory.
ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Objective of the Meeting
ECAL front-end electronic status
Calorimeter Mu2e Development electronics Front-end Review
Baby-Mind SiPM Front End Electronics
CTA-LST meeting February 2015
Wide Dynamic range readout preamplifier for Silicon Strip Sensor
Production Firmware - status Components TOTFED - status
SiTRA multipurpose and standalone test infrastructure
Iwaki System Readout Board User’s Guide
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
Baby-Mind SiPM Front End Electronics
TDC at OMEGA I will talk about SPACIROC asic
VELO readout On detector electronics Off detector electronics to DAQ
Status of n-XYTER read-out chain at GSI
AIDA: introduction Advanced Implantation Detector Array (AIDA)
UK ECAL Hardware Status
TPC electronics Atsushi Taketani
SKIROC status Calice meeting – Kobe – 10/05/2007.
Ch. THEISEN – CEA Saclay MUSETT: the segmented Si array for the focal plane of the VAMOS spectrometer Ch. THEISEN – CEA Saclay.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Signal processing for High Granularity Calorimeter
The CMS Tracking Readout and Front End Driver Testing
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
PID meeting Mechanical implementation Electronics architecture
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

Front-end and VME / VXI readout electronics for ASICs Ch. THEISEN – CEA Saclay Christophe.theisen@cea.fr May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

Context ASICs and readout electronics for the MUSETT Silicon detectors and other Si strip detectors (MUST II, annular Silicon detector for Coulex) Large number of channel. Integrated electronics mandatory (MUSETT = 1024 channel). May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

Electronics for one MUSETT detector COFEE (x4) Analogue Bus MUVI or CVM (x4) LV 4 Readout ATHED Trigger CAEN SY 2527 Slow Control HV I2C 64 128 + 128 strips Slow Control Slow Control Silicium Cooling LAUDA Proline RP 845 C May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

ASICs : ATHED (Saclay design) Based on MATE ASICs for MUST II May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

16 channels (Energy + Time) 0.8 μm BiCMOS AMS 6×6mm2 16 channels (Energy + Time) Dynamics : +/-10MeV; +/-45MeV; +/-225MeV; +/-1GeV Shaping : 1 or 3 μs Energy resolution : 16 keV for Cdet = 65 pF Multiplex output : analogue differential bus 2 MHz Slow Control: serial I2C; DAC, channel enable, channel test, shaping time, readout mode, … Energy Time C.S.A E16 T16 start16 Idet16 V.I.C Slow Control OR start DAC Discri thresh E1 T1 start1 Idet1 Stop Start Test I2C Request Analogue Data Hold Reset In 16 Channels ATHED May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

Front-end electronics : COFEE (IPNO design) COulex Front-End Electronics Based on MUST II MUFEE 4 ASICs / board 1 analogue bus / ASIC Size 12 x 5 cm2 Slow control : I2C Provides HV to detectors (daughter boards) May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

Readout Two readout for MUSETT Laboratory DAQ : CVM VME cards : “light” acquisition Experiment DAQ : MUVI VXI cards : for GANIL environment May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

CVM VME card (Saclay design) Multipurpose card for ASICs readout 4 analogue bus input = 4 ASICs with COFEE = 64 channels USB slow control through STUC probe (Cypress micro controller, Virtex II FPGA). VME or USB readout Possibility to correlate VME cards (front panel trigger signals and clock). 14 bits ADCs 48 bits timestamp (100 MHz) Status: Two prototypes tested VME readout in progress Waiting for Cofee front-end electronics before production. May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

CVM May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

CVM slow control and DAQ LabView, VHDL, C daemon. XML data output. Root tools to be developed May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

MUVI (Ganil design) MUST VXI 4x4 analogue bus input. For 4 Cofee cards (16 ASICs) = 128 strips = 1 MUSETT detector (for 4 MUST II detectors since 1 bus/Mufee) CAS mezzanine converter Free running mode : all bus running independently and trigger-less Time stamp with ATOM / GAMER / CENTRUM cards (48 bits, 10 ns resolution). Full integration into the GANIL DAQ – DAS GUI May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

MUVI ATOM CAS May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI

Status ASICS ready Cofee being tested CVM being tested. Next : tests with Cofee Test of Si + Cofee + CVM soon MUVI ready for production May 25th, 2007 - Christophe THEISEN - INTAG Workshop GSI