Readiness of the TPC P. Colas What is left before final design?

Slides:



Advertisements
Similar presentations
Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
Advertisements

J.C Santiard CERN EP-MIC ANALOG AND DIGITAL PROCESSING FOR THE READOUT OF RADIATION DETECTORS  J.C. Santiard, CERN, Geneva, CH
R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.
Amsterdam, April 2,2003P. Colas - Micromegas TPC1 Micromegas TPC: New Results and Prospects New tests in magnetic fieldNew tests in magnetic field FeedbackFeedback.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
Multichannel readout system of inner tracker for NICA-MPD Rogov Victor AFI, JINR, Dubna Afi.jinr.ru.
Position sensing in a GEM from charge dispersion on a resistive anode Bob Carnegie, Madhu Dixit, Steve Kennedy, Jean-Pierre Martin, Hans Mes, Ernie Neuheimer,
Linear Collider TPC R&D in Canada Madhu Dixit Carleton University.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Requirements to RICH FEE Serguei Sadovsky IHEP, Protvino CBM meeting GSI, 10 March 2005.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Expected signals, rates, real estate. Micromegas (as seen by a fast amplifier): GEMs: only electron signal, but enlarged by longitudinal diffusion over.
P. Colas on behalf of LCTPC. 2 detector concepts : ILD and SiD SiD: all-silicon ILD: TPC for the central tracking 15/05/2012P. Colas - LCTPC2 Both based.
Large Area Endplate Prototype for the LC TPC 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes, S.
EPS-HEP 2015, Vienna. 1 Test of MPGD modules with a large prototype Time Projection Chamber Deb Sankar Bhattacharya On behalf of.
Malte Hildebrandt, PSIMEG - Review Meeting / 1   e  Drift Chambers Charge Division Test Chamber Testsetup for Cosmics Chamber Construction.
FIRST TEST RESULTS FROM A MICROMEGAS LARGE TPC PROTOTYPE P. Colas (CEA Saclay), on behalf of the LC-TPC collaboration Micromegas with resistive anode:
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
June 22, 2009 P. Colas - Analysis meeting 1 D. Attié, P. Colas, M. Dixit, Yun-Ha Shin (Carleton and Saclay) Analysis of Micromegas Large Prototype data.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
LCTPC WP Phone Meeting #71 – Micromegas module1 D. Attié, P. Colas, M. Dixit, Yun-Ha Shin, R. Woods TPC Tests Analysis Meeting, DESY 28 May 2009.
TPC electronics for ILD P. Colas Krakow, IFJ-PAN, ILD Pre-meeting September 24, 2013.
Carbon-aluminum composite structures for the TPC, , Pierre Manil, 1 Detector structure: Carbon-aluminum composite structures for the TPC Pierre.
A TPC for ILC CEA/Irfu, Apero, D S Bhattacharya, 19th June Deb Sankar Bhattacharya D.Attie, P.Colas, S. Ganjour,
TPC Integration P. Colas (thanks to D. Attié, M. Carty, M. Riallot, LC-TPC…) TPC layout(s) Services Power dissipation Endplate thickness and cost Mechanical.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
Wenxin Wang 105/04/2013. L: 4.7m  : 3.6m Design for an ILD TPC in progress: Each endplate: 80 modules with 8000 pads Spatial Resolution (in a B=3.5T.
P. Colas on behalf of LCTPC. Strategy for Micromegas The Micromegas option is studied within the same (EUDET) facility as the other options (see R. Diener’s.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Tracking in a TPC D. Karlen / U. Victoria & TRIUMF for the LCTPC collaboration.
Astrophysics Detector Workshop – Nice – November 18 th, David Attié — on behalf of the LC-TPC Collaboration — Beam test of the.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Development of the readout electronics in Lund for the ILD TPC Vincent Hedberg, Leif Jönsson, Anders Oskarsson, Björn Lundberg, Ulf Mjörnmark, Lennart.
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
B. Humensky 2/24/2012 CTA-SCT Mtg - SLAC
Valerio Re Università di Bergamo and INFN, Pavia, Italy
FEE for TPC MPD__NICA JINR
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
A General Purpose Charge Readout Chip for TPC Applications
Micromegas modules achievements and plans
INFN Pavia and University of Bergamo
SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING
Large Area Endplate Prototype for the LC TPC
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
A Readout Electronics System for GEM Detectors
MPGD Detectors and Electronics at CIAE
Integration and alignment of ATLAS SCT
Power pulsing of AFTER in magnetic field
TPC electronics for ILD
Toward the final design of a TPC for the ILD detector
TPC Large Prototype Toward 7 Micromegas modules
Why do we want a TPC? P. Colas, CEA Saclay
TPC Paul Colas Technical meeting, Lyon.
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
Status of n-XYTER read-out chain at GSI
Paul Colas, CEA Saclay, Akira Sugiyama, Saga U.
BESIII EMC electronics
MCP Electronics Time resolution, costs
Status of the CARIOCA project
Why do we want a TPC? P. Colas, CEA Saclay
Covering a Large Area ILC-TPC endplate
Presentation transcript:

Readiness of the TPC P. Colas What is left before final design? Mechanics Electronics optimisation of parameters Gating Technology choice How and when Construction

Mechanics

3| Options for the future ILD-TPC Changing the modules’ dimensions? 3| Options for the future ILD-TPC 3 wheels 4 wheels 6 wheels 8 wheels 42 modules 61 modules 110 modules 171 modules

3| Options for the future ILD-TPC Full TPC analysis: Self-weight and mounting (2 tons) Overpressure (ΔP = 3 mbar) 2 x 370 kg (Al) 2 x 530 kg (G11) 265 kg (NIDA) 3| Options for the future ILD-TPC ~200 μm [courtesy of M. Carty]

Electronics Task force being gathered. Preliminary conclusions. 1.) List: Parameters driven by physics Preamplifier: input capacitance (5-20 pF) shaping peaking time (60-200 ns) Martin Ljunggren MSc sensitivity (1-10 mV/fC) polarity (negative) dynamic range (SALTRO: 150 fC, AFTER: 120,240,600fC) dE/dx linearity error <1% for full dynamic range dE/dx noise (<600 electrons) Shaper: restoring to baseline at least 1 μs for Micromegas (not to lose the signal on side pads) ADC: number of bits (8-10) Wenxin's thesis (Saclay), Liangliang's thesis (Lund) for spatial resolution sampling frequency (20 - 40 MHz) Time of continuous readout: ~800 μs (full bunch train) Electronics

Electronics 2.) List system driven by other considerations Input leakage current compensation (if too high -> noise, but may be necessary, e.g. for protection diodes) pad density (determined by geometry) Power consumption: 4 mW/channel (without power pulsing) -> 20 W per Module (5000 channels) -> 1 kW per endcap with power pulsing Electronics

optimization Module size Pad size Radius (under discussion these days) Small number of large modules easier to align and to build, but size limited Pad size 3x7mm good at large radii (for Micromegas) Down to 1x4 could be necessary at small radius for 2-track separation Radius (under discussion these days) optimization

Detailed studies showed that gating is necessary to mitigate distortions due to space charge, even if IBFxGain ~ 1, because of the high density ion sheet due to bunch trains. Under study Gating

Mitigation of distortions at the boarders For Micromegas: reconcile the grounding of the resistive layer with the field homogeneity. Mitigation of distortions at the boarders

Technology choice To be done early enough to concentrate efforts Criteria to be defined in the next 2 years This must include practical aspects as well as aging aspects. For instance, detailed simulation of Micromegas resistive foil effect Technology choice

Construction