Cluster Block Status Report

Slides:



Advertisements
Similar presentations
San Jose State University Electrical Engineering EE Bit Serial to Parallel Converter Prof. David Parent, PhD Members: Quang Ly Derek Kwong Hector.
Advertisements

Analog-to-Digital Converters
MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)
Electronics/DAQ for SVD2+SVD3 KEK, 17 Nov 2004 Manfred Pernicka, HEPHY Vienna We want to investigate penguins!
Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.
ECL trigger for Super Belle B.G. Cheon (Hanyang U)‏ KEK 1 st open meeting of the Super KEKB Collaboration.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
1Ben ConstanceFONT Meeting 1st August 2008 ATF2 digital feedback board 9 channel board with replaceable daughter board (RS232 etc.) − Board will log data.
ESDG Mtg 15th April CMS-FED Production FEDv1 Productions Jan 2003 : 2 boards. Working. June 2003 : 3.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Development of new DAQ system at Super-Kamiokande for nearby supernova A.Orii T. Tomura, K. Okumura, M. Shiozawa, M. Nakahata, S. Nakayama, Y. Hayato for.
 13 Readout Electronics A First Look 28-Jan-2004.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
FONT5 digital feedback boards
The Data Handling Hybrid
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Lecture 15 Sequential Circuit Design
14-BIT Custom ADC Board Rev. B
Baby-Mind SiPM Front End Electronics
Digital Interface inside ASICs & Improvements for ROC Chips
PyBAR Firmware Structure and Operation Experience
TDC Testing Status Edge Detector test for up to 7 hits per channel:
Electronics for MEG-II
fADC125 Status Cody Dickover
VLVNT08 Toulone April 2008 Low Power Multi-Dynamics Front-End Architecture for the OM of a Neutrino Underwater Telescope Domenico Lo Presti Istituto Nazionale.
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
MICE AFEIIt Timing and Triggering
FIGURE 5.1 Block diagram of sequential circuit
Programmable Interval Timer
The University of Chicago
14-BIT, 125MHz ADC Module Pedestal Subtraction Mircea Bogdan
Front-end digital Status
Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger
A First Look J. Pilcher 12-Mar-2004
14-BIT Custom ADC Board JParc-K Collaboration Meeting
CPE/EE 422/522 Advanced Logic Design L03
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
GRAPES-3 Detector Development
Christophe Beigbeder/ ETD PID meeting
14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.
Testing the PPrASIC Karsten Penno KIP, University of Heidelberg
Sergey Abrahamyan Yerevan Physics Institute APEX collaboration
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
ECE 434 Advanced Digital System L05
New Calorimeter Trigger Receiver Card (U. Wisconsin)
The next 7 slides is what Bill’s simulation shows.
NA61 - Single Computer DAQ !
JParc-K DAQ System Mircea Bogdan December 9-10, 2006.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
SKIROC status Calice meeting – Kobe – 10/05/2007.
Commissioning of the ALICE-PHOS trigger
Tests Front-end card Status
SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
IBM 90nm Test Chip Results
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
The Trigger System Marco Grassi INFN - Pisa
The CMS Tracking Readout and Front End Driver Testing
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
PID meeting Mechanical implementation Electronics architecture
RPC Electronics Overall system diagram Current status At detector
Beam Beam electronics Block diagram disc gated disc gate disc gated
Chapter 10 Introduction to VHDL
Global Trigger Finds Correct BX
Lecture 4 Sequential units. Registers
Presentation transcript:

Cluster Block Status Report Mircea Bogan Chicago, 2/23/2017

Cluster Block Status Report Manufactured 25 new CDT Modules Tested new Modules (Yuting) Developed Firmware for CDT: - CDT Block inside ADC - Firmware for CDT Modules (Yu-Chen)

Cluster Block Status Report To Do in J-PARC: - Install new CDT Modules - Test Fan-Out Function - Test Cluster Bit Function

Collaboration: New Blocks inside Master Firmware: - Generation of pL1 pulse - Management of pL1A pulse - Receipt of Cluster Numbers. Need to finalize protocol: Cluster Numbers or Yes/No. Testing of CB/Master Handshake

Cluster Block Timing pL1A L1A 63 ADC[13:0] ADC[13:0] Delayed Samples 0 to 63 - Cluster Bit Samples 0 to 63 - Cluster Map ~ 500 clocks Cluster Bits are calculated every 8 ns. The pL1A pulse latches the Cluster Bits corresponding to the same 64 samples that stand to produce the L1A pulse.

Full Cluster Block Simulation tmin=43, tmax=43 CB Delayed CB pL1A pulse that latches CB Peak Cluster Bits are delayed. The pL1A pulse that latches the CBs comes 150 clocks after Sample43

Full Cluster Block Simulation - Detail tmin=43, tmax=43 pL1A CB-[15:0] CB-3 CB-15 CB-2 CB-1 CB-0 CB-4 CB-8 CB-12 LVDS Serial Data Out The pL1A pulse that latches delayed CBs comes 135-150 clocks after Sample43 One 8-Bit Bus is passed to ALTLVDS. There are 4 successive 8-BIT Words for each trigger: [7]= Data Valid; [6]=4-BIT Counter; [5:4]=8-BIT VME_Word; [3:0]=16 Cluster Bits.

Cluster Block Simulation Examples Backup Slides

Cluster Bit Block (CBB) Simulation Examples - A tmin=22, tmax=43 22 Samples for Cluster Bit (CB) A CB-A For CB-A, Peak is Sample 22 (The first sample in the set) CBB looks at 22 successive samples [22,…,43] and presents a Cluster Bit after 7 clocks. Peak = Max Sample Value; tpeak = Time of Max Sample CB = 1 if Peak > [ped(9..0) + thresh(9..0)] and tmin < tpeak < tmax Time of each Cluster Bit: tCB = tLast_sample + 56ns. tmin and tmax can be set between 22 and 43. In Example above, we have 22 successive CB=1 for one Peak.

CBB Simulation Examples - B tmin=27, tmax=37 22 Samples for Cluster Bit B Cluster Bit B Peak is Sample 27 In this example, tmin = 27 and tmax =37, so we have 11 successive CB=1 for one Peak.

CBB Simulation Examples – C, D, E tmin= tmax= 22 22 Samples for Cluster Bit C Peak is Sample 22 Cluster Bit C tmin= tmax= 24 22 Samples for Cluster Bit D Peak is Sample 24 Cluster Bit D tmin= tmax= 43 22 Samples for Cluster Bit E Peak is Sample 43 Cluster Bit E If tmin = tmax = tm => Only one CB=1. tCB=1 = tpeak + 56ns + (43 – tm)*8ns Delay from Peak Moment CB=1 Moment